Antiphase boundary-free III-V materials epitaxially grown on on-axis silicon (001) substrates by ultra-thin silicon buffer

被引:0
|
作者
Zhang, Xuanchang [1 ]
Deng, Huiwen [1 ]
Zeng, Haotian [1 ]
Jia, Hui [1 ]
Bai, Mengxun [1 ]
Lei, Danqi [1 ]
Wang, Hexing [1 ]
Cao, Liwei [2 ]
Yang, Junjie [1 ]
Stock, Taylor [1 ]
Li, Wei [2 ]
Chen, Siming [1 ]
Seeds, Alwyn [1 ]
Liu, Huiyun [1 ]
Tang, Mingchu [1 ]
机构
[1] UCL, Dept Elect & Elect Engn, Torrington Pl, London WC1E 7JE, England
[2] Beijing Univ Technol, Fac Mat & Mfg, Beijing Key Lab Microstruct & Property Adv Mat, Beijing 100124, Peoples R China
来源
APL MATERIALS | 2025年 / 13卷 / 04期
基金
英国工程与自然科学研究理事会;
关键词
QUANTUM-DOT LASERS; THERMAL-EXPANSION; PHASE-DIAGRAM; GAAS; SI(001); ANNIHILATION; STEPS;
D O I
10.1063/5.0259915
中图分类号
TB3 [工程材料学];
学科分类号
0805 ; 080502 ;
摘要
The direct epitaxy of III-V materials on CMOS-compatible on-axis Si (001) is vital for scalable, cost-effective optoelectronic devices. However, material dissimilarities introduce crystal defects, such as antiphase boundaries (APBs) and threading dislocations (TDs), impairing performance. This study refines Si surface step stability modeling by incorporating temperature-dependent effects, elucidating single atomic step stability under high-temperature III-V growth conditions. We achieve APB-free III-V growth on Si (001) through (1) a 10 monolayer thin Si buffer layer enabling single atomic steps and (2) direct GaAs epitaxy on Ar plasma-treated Si. We identify wave-shaped S b edge steps as key to APB self-annihilation and demonstrate that an ultra-thin Si buffer effectively suppresses APBs while minimizing thermal strain. In addition, we evaluate Ar plasma treatment, showing that it enables APB-free GaAs growth, with a Si buffer further enhancing step periodicity and reducing TD density. These insights optimize III-V/Si integration, advancing CMOS-compatible optoelectronic technologies.
引用
收藏
页数:8
相关论文
共 12 条
  • [1] Low threading dislocation density and antiphase boundary free GaAs epitaxially grown on on-axis Si (001) substrates
    Yang, Junjie
    Li, Keshuang
    Jia, Hui
    Deng, Huiwen
    Yu, Xuezhe
    Jurczak, Pamela
    Park, Jae-Seong
    Pan, Shujie
    Li, Wei
    Chen, Siming
    Seeds, Alwyn
    Tang, Mingchu
    Liu, Huiyun
    NANOSCALE, 2022, 14 (46) : 17247 - 17253
  • [2] Selective area heteroepitaxy of antiphase boundary free GaAs microridges on on-axis (001) Si for silicon photonics
    Shi, Bei
    Song, Bowen
    Taylor, Aidan A.
    Brunelli, Simone T. Suran
    Klamkin, Jonathan
    2021 CONFERENCE ON LASERS AND ELECTRO-OPTICS (CLEO), 2021,
  • [3] Toward thin GaSb Buffer Layers Grown on On-Axis (001) Silicon by Molecular Beam Epitaxy
    Gilbert, A.
    Ramonda, M.
    Patriarche, G.
    Tournie, E.
    Rodriguez, J. -B.
    ADVANCED PHYSICS RESEARCH, 2025, 4 (01):
  • [4] Room temperature III-V nanolasers with distributed Bragg reflectors epitaxially grown on (001) silicon-on-insulators
    Han, Yu
    Ng, Wai Kit
    Xue, Ying
    Wong, Kam Sing
    Lau, Kei May
    PHOTONICS RESEARCH, 2019, 7 (09) : 1081 - 1086
  • [5] An ultra-thin SiO2 ALD layer for void-free bonding of III-V material on silicon
    Talneau, A.
    Pantzas, K.
    Durnez, A.
    Patriarche, G.
    Alamarguy, D.
    Le Bourhis, E.
    MICROELECTRONIC ENGINEERING, 2016, 162 : 40 - 44
  • [6] Reverse terrace graded Si1-xGexGe/Si(001) virtual substrates grown using RP-CVD on on-axis and 6° off-axis substrates for future developments in III-V materials integration
    Sivadasan, Vineet
    Myronov, Maksym
    Rhead, Stephen
    Halpin, John
    Leadley, David
    2015 JOINT INTERNATIONAL EUROSOI WORKSHOP AND INTERNATIONAL CONFERENCE ON ULTIMATE INTEGRATION ON SILICON (EUROSOI-ULIS), 2015, : 173 - 176
  • [7] Tristate Memory Cells Using Double-Peaked Fin-Array III-V Tunnel Diodes Monolithically Grown on (001) Silicon Substrates
    Han, Yu
    Li, Qiang
    Lau, Kei May
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2017, 64 (10) : 4078 - 4083
  • [8] Ultra-thin DVS-BCB adhesive bonding of III-V wafers, dies and multiple dies to a patterned silicon-on-insulator substrate
    Keyvaninia, S.
    Muneeb, M.
    Stankovic, S.
    Van Veldhoven, P. J.
    Van Thourhout, D.
    Roelkens, G.
    OPTICAL MATERIALS EXPRESS, 2013, 3 (01): : 35 - 46
  • [9] Enabling Hetero-integration of III-V and Ge-based Transistors on Silicon with Ultra-thin Buffers formed by Interfacial Misfit Technique
    Gong, Xiao
    Yadav, Sachin
    Goh, Kian Hui
    Tan, Kian Hua
    Annie
    Low, Kian Lu
    Jia, Bowen
    Yoon, Soon-Fatt
    Liang, Gengchiau
    Yeo, Yee-Chia
    SIGE, GE, AND RELATED MATERIALS: MATERIALS, PROCESSING, AND DEVICES 7, 2016, 75 (08): : 421 - 437
  • [10] A novel design on ultra-thin lateral-current-injection III-V on silicon with ultra-compact optical VIA for heterogeneous electronic-photonic integration
    Pu, Jing
    Wang, Qian
    Min, Ren
    OPTICAL AND QUANTUM ELECTRONICS, 2016, 48 (02) : 1 - 8