Quantum-dot cellular automata serial decimal digit multiplier

被引:0
|
作者
Gladshtein, Michael [1 ]
机构
[1] Braude Coll Engn, Dept Elect & Elect Engn, 51 Snunit St, IL-2161002 Karmiel, Israel
关键词
Quantum-dot cellular automata; Reconfigurable computing; Decimal multiplier; Johnson-Mobius code; Turing machine; DESIGN; LOGIC; ARCHITECTURE; WIRE; TOOL;
D O I
10.1007/s10825-025-02279-5
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The quantum-dot cellular automata (QCA) technology is considered as a possible nanoelectronic technology for future computing facilities. The leading role of QCA wires makes it preferable for serial data transfer/processing. Many modern computer applications require direct processing of decimal information without representation and conversion errors. The main purpose of the research is to design a novel QCA serial decimal digit multiplier. A QCA wire can be considered as a virtual tape with written binary symbols. The designed multiplier uses the Turing machine run-time multiple tapes reconfiguration to multiply two decimal digits encoded in the 5-bit Johnson-Mobius code. The proposed multiplier has successfully passed verification. In comparison with possible QCA BCD multipliers, it shows significant hardware simplification.
引用
收藏
页数:17
相关论文
共 50 条
  • [1] Quantum-Dot Cellular Automata Serial Decimal Adder
    Gladshtein, Michael
    IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2011, 10 (06) : 1377 - 1382
  • [2] Quantum-dot cellular automata serial decimal subtractors
    Gladshtein M.A.
    Automatic Control and Computer Sciences, 2012, 46 (6) : 239 - 247
  • [3] Serial parallel multiplier design in quantum-dot cellular automata
    Cho, Heumpil
    Swartzlander, Earl E., Jr.
    18TH IEEE SYMPOSIUM ON COMPUTER ARITHMETIC, PROCEEDINGS, 2007, : 7 - +
  • [4] Quantum-Dot Cellular Automata Serial Comparator
    Lampreht, Blaz
    Stepancic, Luka
    Vizec, Igor
    Zankar, Bostjan
    Mraz, Miha
    Bajec, Iztok Lebar
    Pecar, Primoz
    11TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN - ARCHITECTURES, METHODS AND TOOLS : DSD 2008, PROCEEDINGS, 2008, : 447 - 452
  • [5] Novel circuit design of serial–parallel multiplier in quantum-dot cellular automata technology
    Iman Edrisi Arani
    Abdalhossein Rezai
    Journal of Computational Electronics, 2018, 17 : 1771 - 1779
  • [6] Adder and Multiplier Design in Quantum-Dot Cellular Automata
    Cho, Heumpil
    Swartzlander, Earl E., Jr.
    IEEE TRANSACTIONS ON COMPUTERS, 2009, 58 (06) : 721 - 727
  • [7] High-Speed Serial-Parallel Multiplier in Quantum-Dot Cellular Automata
    Sekar, Raja K.
    Marshal, R.
    Lakshminarayanan, G.
    IEEE EMBEDDED SYSTEMS LETTERS, 2022, 14 (01) : 31 - 34
  • [8] A serial memory by Quantum-dot Cellular Automata (QCA)
    Vankamamidi, Vamsi
    Ottavi, Marco
    Lombardi, Fabrizio
    IEEE TRANSACTIONS ON COMPUTERS, 2008, 57 (05) : 606 - 618
  • [9] Design of 4-Bit Serial-Parallel Multiplier in Quantum-Dot Cellular Automata
    Namita
    Sasamal, Trailokya Nath
    PROCEEDINGS OF 4TH INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING, COMPUTING AND CONTROL (ISPCC 2K17), 2017, : 362 - 367
  • [10] Novel circuit design of serial-parallel multiplier in quantum-dot cellular automata technology
    Arani, Iman Edrisi
    Rezai, Abdalhossein
    JOURNAL OF COMPUTATIONAL ELECTRONICS, 2018, 17 (04) : 1771 - 1779