Comparative Studies on the Source Pocket Hetero Dielectric Double Gate TFET (SP-HD-DG-TFET): Varying Width of the Source Pocket

被引:0
|
作者
Pandit, S. K. [1 ]
Pandey, B. P. [1 ]
Shrestha, S. [1 ]
Kavi, K. K. [2 ]
Niraula, O. P. [1 ]
机构
[1] Tribhuvan Univ, Cent Dept Phys, Kathmandu, Kirtipur, Nepal
[2] Motilal Nehru Natl Inst Technol Allahabad, Elect & Commun Engn Dept, Prayagraj 211004, India
关键词
sub-threshold swing (SS); conductance; source pocket; tunneling; OFF-current; ON-current; tunnel field-effect transistor (TFET); FIELD-EFFECT TRANSISTOR; TUNNEL FET; MODEL;
D O I
10.1134/S1063783424601048
中图分类号
O469 [凝聚态物理学];
学科分类号
070205 ;
摘要
Tunnel field effect transistor (TFET) is replacing other similar devices, because of it's extremely lower value of sub-threshold swing (SS) and leakage current. Due to the limitations of ambipolar effect and relatively lower value of ON-current, researches are trying to enhance the performance of it by modification in the structure and choice of appropriate materials. To increase the ON-current, a highly dense thin layer source pocket (SP) is used and reduction of the ambipolar current is done by using hetero dielectric as a gate. Hence, various characteristics/properties and parameters of source pocket hetero dielectric double gate TFET (SP-HD-DG-TFET) are studied by varying the width of the SP by 4, 6, and 8 nm. By using the Silvaco TCAD, it is found that the current ratio decreases and SS increases with increase in the width of the SP. Hence, the lower value of the width of the SP is considered to be suitable for low power and high speed application.
引用
收藏
页码:565 / 570
页数:6
相关论文
共 50 条
  • [1] Dual Metal Double Gate Ge-Pocket TFET (DMG-DG-Ge-Pocket TFET) with Hetero Dielectric: DC & Analog Performance Projections
    Priyadarshani, Kumari Nibha
    Singh, Sangeeta
    Naugarhiya, Alok
    SILICON, 2022, 14 (04) : 1593 - 1604
  • [2] Dual Metal Double Gate Ge-Pocket TFET (DMG-DG-Ge-Pocket TFET) with Hetero Dielectric: DC & Analog Performance Projections
    Kumari Nibha Priyadarshani
    Sangeeta Singh
    Alok Naugarhiya
    Silicon, 2022, 14 : 1593 - 1604
  • [3] Impact of Dielectric Pocket on the Performance of Double Gate TFET
    Debnath, Radhe Gobinda
    Baishya, Srimanta
    2020 IEEE CALCUTTA CONFERENCE (CALCON), 2020, : 117 - 121
  • [4] Characteristic Enhancement of Hetero Dielectric DG TFET Using SiGe Pocket at Source/Channel Interface: Proposal and Investigation
    Sushree Anusmita Sahu
    Rupam Goswami
    S. K. Mohapatra
    Silicon, 2020, 12 : 513 - 520
  • [5] Characteristic Enhancement of Hetero Dielectric DG TFET Using SiGe Pocket at Source/Channel Interface: Proposal and Investigation
    Sahu, Sushree Anusmita
    Goswami, Rupam
    Mohapatra, S. K.
    SILICON, 2020, 12 (03) : 513 - 520
  • [6] Current Enhanced Double-Gate TFET with Source Pocket and Asymmetric Gate Oxide
    Yu, Zhonghua
    Dong, Yunpeng
    Lin, Xinnan
    Zhang, Lining
    7TH IEEE INTERNATIONAL NANOELECTRONICS CONFERENCE (INEC) 2016, 2016,
  • [7] Impact of Interface Traps on Reliability in Negative Capacitance Source Pocket Double Gate TFET
    Babu, K. Murali Chandra
    Goel, Ekta
    ARABIAN JOURNAL FOR SCIENCE AND ENGINEERING, 2025,
  • [8] Investigation of electrical/analog performance and reliability of gate metal and source pocket engineered DG-TFET
    Madan, Jaya
    Pandey, Rahul
    Sharma, Rajnish
    Chaujar, Rishu
    MICROSYSTEM TECHNOLOGIES-MICRO-AND NANOSYSTEMS-INFORMATION STORAGE AND PROCESSING SYSTEMS, 2021, 27 (11): : 4073 - 4085
  • [9] Investigation of electrical/analog performance and reliability of gate metal and source pocket engineered DG-TFET
    Jaya Madan
    Rahul Pandey
    Rajnish Sharma
    Rishu Chaujar
    Microsystem Technologies, 2021, 27 : 4073 - 4085
  • [10] Temperature sensitivity analysis of dual material stack gate oxide source dielectric pocket TFET
    Nigam, Kaushal
    Kumar, Satyendra
    Dharmender
    JOURNAL OF COMPUTATIONAL ELECTRONICS, 2022, 21 (04) : 802 - 813