TEST DESIGN METHODOLOGY FOR PROTOCOL TESTING.

被引:0
|
作者
Sarikaya, Behcet [1 ]
Bochmann, Gregor V. [1 ]
Cerny, Eduard [1 ]
机构
[1] Concordia Univ, Montreal, Que, Can, Concordia Univ, Montreal, Que, Can
关键词
AUTOMATA THEORY - Finite Automata - COMPUTER SOFTWARE - Software Engineering;
D O I
暂无
中图分类号
学科分类号
摘要
An approach to testing protocol implementations was introduced, based on a formal specification of the protocol. Control and data flow graphs for the protocol are obtained from the simplified form of the specification and the graphs are decomposed to obtain various functions of the protocol. These functions are tested by parameter variations and by stimulating all the control paths that exist in the specification. A simple protocol was chosen as an example to illustrate the methodology. Detailed test design for one of the functions of the protocol was given.
引用
收藏
页码:518 / 531
相关论文
共 50 条
  • [1] A TEST DESIGN METHODOLOGY FOR PROTOCOL TESTING
    SARIKAYA, B
    VONBOCHMANN, G
    CERNY, E
    IEEE TRANSACTIONS ON SOFTWARE ENGINEERING, 1987, 13 (05) : 518 - 531
  • [2] Data Link Protocol Testing.
    Bohus, Mihaly
    Fuvesi, Istvan
    Varju, Karoly
    Meres es automatika, 1983, 31 (06): : 222 - 226
  • [3] CONCRETE FLOORS: DESIGN AND TESTING.
    Johal, L.S.
    Musser, D.W.
    Concrete International, 1986, 8 (07) : 9 - 14
  • [4] Refining and advancing methodology for abuse liability testing.
    Sokolowska, M.
    Setnik, B.
    Chakraborty, B.
    Jones, J. B.
    Johnson, F.
    Romach, M.
    Sellers, E.
    CLINICAL PHARMACOLOGY & THERAPEUTICS, 2008, 83 : S45 - S45
  • [5] Insulators: Design, Construction and Testing.
    Blaha, Ales
    Elektrotechnicky obzor, 1979, 68 (07): : 396 - 401
  • [6] Refining and advancing methodology for abuse liability testing.
    Tucker, C. M.
    Griffin, A. R.
    Levy, M.
    Best, D.
    Kearns, G.
    Jones, S.
    Hurwitz, J.
    Pansare, M.
    Kennedy, M. J.
    CLINICAL PHARMACOLOGY & THERAPEUTICS, 2008, 83 : S45 - S45
  • [7] TEST PATTERN GENERATION METHODOLOGY FOR LSI/VLSI MODULE LEVEL TESTING AND IN-CIRCUIT CARD LEVEL TESTING.
    Dinwiddie, J.M.
    Viele, A.A.
    IBM technical disclosure bulletin, 1984, 26 (11): : 5909 - 5910
  • [8] SANDWICH TRANSDUCER DESIGN AND ITS TESTING.
    Narayana, K.L.
    Swamy, K.M.
    Rohella, R.S.
    1600, (24):
  • [9] Test Device Adjustment in Ultrasonic Weld Testing.
    Deutsch, Volker
    Vogt, Manfred
    1600, (67):
  • [10] A protocol for IRB oversight of clinically indicated research testing.
    Hopkin, RJ
    Huelsman, K
    Johnson, J
    Korfhagen, T
    AMERICAN JOURNAL OF HUMAN GENETICS, 2000, 67 (04) : 63 - 63