Architectural approach to high-speed design

被引：0
|
作者：
Khanna, Sandeep
机构：
来源：
Computer Design | 1995年 / 34卷 / 04期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [1] AN ARCHITECTURAL APPROACH TO HIGH-SPEED DESIGN
    KHANNA, S
    COMPUTER DESIGN, 1995, 34 (04): : 68 - 68
  • [2] THEORETICAL APPROACH TO HIGH-SPEED PLOUGH DESIGN
    KERMIS, LH
    JOURNAL OF AGRICULTURAL ENGINEERING RESEARCH, 1978, 23 (04): : 343 - 368
  • [3] Architectural design and implementation of the Singapore high-speed ATM-testbed
    Lazar, AA
    Wang, WG
    1996 3RD INTERNATIONAL WORKSHOP ON COMMUNITY NETWORKING, PROCEEDINGS: "STORIES BEHIND THE PICTURE", 1996, : 27 - 31
  • [4] ARCHITECTURAL DESIGN OF A BI-LEVEL IMAGE HIGH-SPEED CODEC
    HORIE, H
    OZAKI, T
    SHIRAI, H
    IIZUKA, Y
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 1994, 4 (06) : 527 - 535
  • [5] HIGH-SPEED MECHANISM DESIGN - GENERAL ANALYTICAL APPROACH
    IMAM, I
    SANDOR, GN
    MECHANICAL ENGINEERING, 1974, 96 (12) : 58 - 58
  • [6] A Computational Approach to the Microstructural Design of High-Speed Steels
    Egels, Gero
    Wulbieter, Nils
    Weber, Sharna
    Theisen, Werner
    STEEL RESEARCH INTERNATIONAL, 2020, 91 (05)
  • [7] HIGH-SPEED MECHANISM DESIGN - GENERAL ANALYTICAL APPROACH
    IMAM, I
    SANDOR, GN
    JOURNAL OF ENGINEERING FOR INDUSTRY-TRANSACTIONS OF THE ASME, 1975, 97 (02): : 609 - 628
  • [8] High-speed design
    不详
    MICROWAVES & RF, 1998, 37 (13) : 173 - 173
  • [9] Design Of High-speed Decoder For New High-Speed Bus
    Zhang Weigong
    Yang Bo
    Ding Rui
    Hu Yongqin
    INFORMATION TECHNOLOGY FOR MANUFACTURING SYSTEMS, PTS 1 AND 2, 2010, : 958 - 962
  • [10] Systolic computational memory approach to high-speed codebook design
    Sano, K
    Takagi, C
    Nakamura, T
    2005 IEEE INTERNATIONAL SYMPOSIUM ON SIGNAL PROCESSING AND INFORMATION TECHNOLOGY (ISSPIT), VOLS 1 AND 2, 2005, : 334 - 339
12345