Scalable formal verification methodology for pipelined microprocessors

被引：0
|
作者：
Levitt, Jeremy [1 ]
Olukotun, Kunle [1 ]
机构：
[1] Stanford Univ, Stanford, CA, United States
来源：
Proceedings - Design Automation Conference | 1996年
关键词：
D O I：
33rd Annual Design Automation Conference, DAC 1996
中图分类号：
学科分类号：
摘要：
Pipeline processing systems
引用
收藏
页码：558 / 563
相关论文
共 50 条
  • [1] A scalable formal verification methodology for pipelined microprocessors
    Levitt, J
    Olukotun, K
    33RD DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 1996, 1996, : 558 - 563
  • [2] Automatic Formal Verification of Multithreaded Pipelined Microprocessors
    Velev, Miroslav N.
    Gao, Ping
    2011 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN (ICCAD), 2011, : 679 - 686
  • [3] Formal verification of pipelined microprocessors with delayed branches
    Velev, Miroslav N.
    ISQED 2006: PROCEEDINGS OF THE 7TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, 2006, : 296 - 299
  • [4] Automated Debugging of Counterexamples in Formal Verification of Pipelined Microprocessors
    Velev, Miroslav N.
    Gao, Ping
    2012 17TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2012, : 689 - 694
  • [5] A methodology for the formal verification of RISC microprocessors - A functional approach
    Merniz, S.
    Benmohammed, M.
    2007 IEEE/ACS INTERNATIONAL CONFERENCE ON COMPUTER SYSTEMS AND APPLICATIONS, VOLS 1 AND 2, 2007, : 492 - +
  • [6] Method for Formal Verification of Soft-Error Tolerance Mechanisms in Pipelined Microprocessors
    Velev, Miroslav N.
    Gao, Ping
    FORMAL METHODS AND SOFTWARE ENGINEERING, 2010, 6447 : 355 - 370
  • [7] FORMAL VERIFICATION OF MICROPROCESSORS
    SRIVAS, M
    BICKFORD, M
    COMPASS 89 : PROCEEDINGS OF THE FOURTH ANNUAL CONFERENCE ON COMPUTER ASSURANCE: SYSTEMS INTEGRITY, SOFTWARE SAFETY AND PROCESS SECURITY, 1989, : 93 - 102
  • [8] Formal design verification for correctness of pipelined microprocessors with out-of-order instruction execution
    Takenaka, T
    Kitamichi, J
    Higashino, T
    Taniguchi, K
    PROCEEDINGS OF ASP-DAC '99: ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 1999, 1999, : 177 - 180
  • [9] FORMAL MODELING AND VERIFICATION OF MICROPROCESSORS
    WINDLEY, PJ
    IEEE TRANSACTIONS ON COMPUTERS, 1995, 44 (01) : 54 - 72
  • [10] Formal verification of pipelined processors
    Bryant, RE
    TOOLS AND ALGORITHMS FOR THE CONSTRUCTION AND ANALYSIS OF SYSTEMS, 1998, 1384 : 1 - 4
12345