MPEG-4 video decoder optimization

被引：0
|
作者：
CSELT Centro Studi e Laboratori, Telecomunicazioni S.p.A, Torino, Italy [1 ]
机构：
来源：
Int Conf Multimedia Comput Syst Proc | / 363-368期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [1] MPEG-4 video decoder optimization
    Casalino, F
    Di Cagno, G
    Luca, R
    IEEE INTERNATIONAL CONFERENCE ON MULTIMEDIA COMPUTING AND SYSTEMS, PROCEEDINGS VOL 1, 1999, : 363 - 368
  • [2] Cache optimization for an embedded MPEG-4 video decoder
    Guo, Honxing
    Sheng, Tao
    Sun, Weiping
    Zhou, Jingli
    Yu, Shengsheng
    2006 8TH INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING, VOLS 1-4, 2006, : 612 - +
  • [3] Cache modeling and optimization for portable devices running MPEG-4 video decoder
    Asaduzzaman, Abu
    Mahgoub, Imad
    MULTIMEDIA TOOLS AND APPLICATIONS, 2006, 28 (02) : 239 - 256
  • [4] Cache modeling and optimization for portable devices running MPEG-4 video decoder
    Abu Asaduzzaman
    Imad Mahgoub
    Multimedia Tools and Applications, 2006, 28 : 239 - 256
  • [5] Parallel algorithm implementation of MPEG-4 video decoder on DSP
    Li, DM
    Li, ZH
    NEURAL NETWORK AND DISTRIBUTED PROCESSING, 2001, 4555 : 148 - 153
  • [6] A real-time realization of MPEG-4 video decoder
    Chau, LP
    Ling, N
    Hovden, G
    Lan, H
    Ng, HC
    Lim, KP
    ISCAS '99: PROCEEDINGS OF THE 1999 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 1: VLSI, 1999, : 222 - 225
  • [7] MPEG-4 Video Compression Optimization Research
    Wei, Xianmin
    INTERNATIONAL CONFERENCE ON GRAPHIC AND IMAGE PROCESSING (ICGIP 2011), 2011, 8285
  • [8] Performance optimization of an MPEG-2 to MPEG-4 video transcoder
    Kalva, H
    Vetro, A
    Sun, HF
    VLSI CIRCUITS AND SYSTEMS, 2003, 5117 : 341 - 350
  • [9] Fault-Tolerant Architecture for an MPEG-4 Based Video Decoder Driver
    Kamat, Sachin P.
    IEEE EMBEDDED SYSTEMS LETTERS, 2012, 4 (01) : 13 - 16
  • [10] FPGA-oriented HW/SW implementation of the MPEG-4 video decoder
    Zemva, Andrej
    Verderber, Matjaz
    MICROPROCESSORS AND MICROSYSTEMS, 2007, 31 (05) : 313 - 325
12345