共 50 条
- [2] Sparse matrix operations in vector and parallel processors APPLICATIONS OF HIGH PERFORMANCE COMPUTING IN ENGINEERING V, 1997, 3 : 43 - 52
- [6] CMRF: a Configurable Matrix Register File for accelerating matrix operations on SIMD processors IEICE ELECTRONICS EXPRESS, 2012, 9 (04): : 283 - 289
- [7] Power aeware framework for dense matrix operations in multimedia processors PROCEEDINGS OF THE INMIC 2005: 9TH INTERNATIONAL MULTITOPIC CONFERENCE - PROCEEDINGS, 2005, : 718 - 723
- [9] A SYSTEM FOR ESTIMATION OF NUMERICAL STABILITY FOR MATRIX OPERATIONS IN SYSTOLIC ARRAYS MICROPROCESSING AND MICROPROGRAMMING, 1988, 24 (1-5): : 527 - 534
- [10] IMPLEMENTATION OF MATRIX OPERATIONS ON THE TWO-DIMENSIONAL SYSTOLIC ARRAY TESTBED PROCEEDINGS OF THE SOCIETY OF PHOTO-OPTICAL INSTRUMENTATION ENGINEERS, 1983, 431 : 136 - 142