Area-efficient pulse-shaping 1:4 interpolated FIR filter based on LUT partitioning

被引：0
|
作者：
Department of Electronic Engineering, Sogang University, CPO Box 1142, Seoul, 100-611, Korea, Republic of [1 ]
机构：
来源：
Electron. Lett. | / 18卷 / 1504-1505期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [1] Area-efficient purse-shaping 1:4 interpolated FIR filter based on LUT partitioning
    Choi, JK
    Hwang, SY
    ELECTRONICS LETTERS, 1999, 35 (18) : 1504 - 1505
  • [2] An Efficient VLSI Architecture of a Reconfigurable Pulse-Shaping FIR Interpolation Filter for Multistandard DUC
    Hatai, Indranil
    Chakrabarti, Indrajit
    Banerjee, Swapna
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2015, 23 (06) : 1150 - 1154
  • [3] An efficient FPGA implementation of a pulse-shaping IIR filter
    Batani, N
    Thibeault, C
    Gargour, CS
    CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING 2001, VOLS I AND II, CONFERENCE PROCEEDINGS, 2001, : 353 - 355
  • [4] Area-efficient parallel FIR digital filter implementations
    Parker, DA
    Parhi, KK
    INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS 1996, PROCEEDINGS, 1996, : 93 - 111
  • [5] Design of a low power consumption pulse-shaping 1:4 interpolation FIR filter for W-CDMA applications
    Ryoo, KJ
    Chong, JW
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2000, E83A (12) : 2627 - 2630
  • [6] Multi-Dimensional Pulse-Shaping FIR Filter for Nonlinear Interference Alignment
    Koike-Akino, Toshiaki
    Millar, David S.
    Parsons, Kieran
    Kojima, Keisuke
    2018 OPTICAL FIBER COMMUNICATIONS CONFERENCE AND EXPOSITION (OFC), 2018,
  • [7] Digital pulse-shaping FIR filter design with reduced intersymbol and interchannel interference
    Laddomada, M
    Lo Presti, L
    Mondin, M
    EUROPEAN TRANSACTIONS ON TELECOMMUNICATIONS, 2003, 14 (05): : 423 - 433
  • [8] Area-Efficient Parallel FIR Digital Filter Structures for Symmetric Convolutions Based on Fast FIR Algorithm
    Tsao, Yu-Chi
    Choi, Ken
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2012, 20 (02) : 366 - 371
  • [9] A New Area-efficient FIR Filter Design Algorithm by Dynamic Programming
    Zhao, Juan
    Wang, Yujia
    Chen, Jiajia
    Feng, Feng
    2016 24TH EUROPEAN SIGNAL PROCESSING CONFERENCE (EUSIPCO), 2016, : 1853 - 1856
  • [10] Area-efficient FIR filter design on FPGAs using distributed arithmetic
    Longa, Patrick
    Miri, Ali
    2006 IEEE INTERNATIONAL SYMPOSIUM ON SIGNAL PROCESSING AND INFORMATION TECHNOLOGY, VOLS 1 AND 2, 2006, : 248 - +
12345