COMPENSATED SYNCHRONOUS INTEGRATOR.

被引:0
|
作者
Brailovskii, V.V.
Zhuk, O.P.
Tarko, L.O.
Shelyag, A.R.
机构
来源
关键词
SIGNAL PROCESSING;
D O I
暂无
中图分类号
TN7 [基本电子电路];
学科分类号
080902 ;
摘要
The synchronous integrator described is divided into two stages with an inverting amplifier between them, thus lowering the residual voltage of the fundamental harmonic of the carrier frequency of 300 dB. The dynamic range of the measured signals is 80 dB and the frequency range is 20 Hz-50 kHz.
引用
收藏
页码:1410 / 1411
相关论文
共 50 条
  • [1] COMPENSATED INTEGRATOR.
    Laczko, L.
    IBM technical disclosure bulletin, 1983, 26 (3 A): : 1282 - 1283
  • [2] COMPENSATED SYNCHRONOUS INTEGRATOR
    BRAILOVSKII, VV
    ZHUK, OP
    TARKO, LO
    SHELYAG, AR
    INSTRUMENTS AND EXPERIMENTAL TECHNIQUES, 1982, 25 (06) : 1410 - 1411
  • [3] HYBRID INTEGRATOR.
    Kawabe, Shigeki
    Ohniwa, Katsumi
    1600, (103):
  • [4] Digital Gas Chromatograph Integrator.
    Merenyi, Gyula
    Molnar, Ferenc
    Meres es Automatika, 1973, 21 (08): : 307 - 312
  • [5] WEAK-SIGNAL INTEGRATOR.
    Ivkin, V.G.
    Mozin, I.V.
    Fedorishin, Yu.M.
    Instruments and experimental techniques New York, 1986, 29 (3 pt 2): : 725 - 727
  • [6] ON COMPENSATION OF DEBOO'S INTEGRATOR.
    Singhi, B.M.
    Rathore, T.S.
    IETE Journal of Research, 1982, 28 (04) : 147 - 148
  • [7] LOW COST, DIGITAL SOLAR INTEGRATOR.
    Brusewitz, Gerald
    Lambert, Bruce
    Transactions of the American Society of Agricultural Engineers, 1986, 29 (05): : 1488 - 1490
  • [8] YETI: Yeast Exploration Tool Integrator.
    Orton, RJ
    Sellers, WI
    Gerloff, DL
    YEAST, 2003, 20 : S338 - S338
  • [9] PAVEMENT RIDING QUALITY ASSESSMENT WITH THE BUMP INTEGRATOR.
    Orr, D.M.
    Snaith, M.S.
    Thompson, A.
    1978, 46 (1820): : 4 - 7
  • [10] CURRENT CONVEYOR-BASED DUAL INPUT INTEGRATOR.
    Shah, N.A.
    Bhat, A.M.
    Indian Journal of Pure and Applied Physics, 1985, 23 (11): : 585 - 586