Resource estimation for parallel architectures with distributed processor/memory nodes

被引:0
|
作者
Thornton, M. [1 ]
Andrews, D.L. [1 ]
机构
[1] Department of Computer Systems Engineering, University of Arkansas, Fayetteville, United States
来源
关键词
D O I
暂无
中图分类号
学科分类号
摘要
引用
收藏
页码:359 / 371
相关论文
共 50 条
  • [1] Parallel ILP for distributed-memory architectures
    Nuno A. Fonseca
    Ashwin Srinivasan
    Fernando Silva
    Rui Camacho
    Machine Learning, 2009, 74 : 257 - 279
  • [2] Parallel ILP for distributed-memory architectures
    Fonseca, Nuno A.
    Srinivasan, Ashwin
    Silva, Fernando
    Camacho, Rui
    MACHINE LEARNING, 2009, 74 (03) : 257 - 279
  • [3] Computation of dendrites on parallel distributed memory architectures
    Andersson, C
    SIMULATION AND VISUALIZATION ON THE GRID, PROCEEDINGS, 2000, 13 : 195 - +
  • [4] Fast parallel particle simulations on distributed memory architectures
    Hipp, M
    Kunze, S
    Ritt, M
    Rosenstiel, W
    Ruder, H
    HIGH PERFORMANCE COMPUTING IN SCIENCE AND ENGINEERING 01, 2002, : 485 - 499
  • [5] Task clustering and scheduling for distributed memory parallel architectures
    Palis, MA
    Liou, JC
    Wei, DSL
    IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 1996, 7 (01) : 46 - 55
  • [6] A Framework for Parallel Genetic Algorithms for Distributed Memory Architectures
    Georgiev, Dobromir
    Atanassov, Emanouil
    Alexandrov, Vassil
    2014 5TH WORKSHOP ON LATEST ADVANCES IN SCALABLE ALGORITHMS FOR LARGE-SCALE SYSTEMS (SCALA), 2014, : 47 - 53
  • [7] INDEXED, GLOBAL OBJECTS FOR DISTRIBUTED MEMORY PARALLEL ARCHITECTURES
    BAIN, WL
    SIGPLAN NOTICES, 1989, 24 (04): : 95 - 98
  • [8] A practical multiple processor programming model for various distributed memory architectures
    Howard, S
    Alexander, WE
    INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED PROCESSING TECHNIQUES AND APPLICATIONS, VOLS I-IV, PROCEEDINGS, 1998, : 151 - 158
  • [9] MEMORY EFFICIENT SPECTRAL ESTIMATION ON PARALLEL COMPUTING ARCHITECTURES
    Barjenbruch, Michael
    Gritschneder, Franz
    Dietmayer, Klaus
    Klappstein, Jens
    Dickmann, Juergen
    2015 IEEE SIGNAL PROCESSING AND SIGNAL PROCESSING EDUCATION WORKSHOP (SP/SPE), 2015, : 337 - 340
  • [10] On the Performance of Parallel Neural Network Implementations on Distributed Memory Architectures
    Ganeshamoorthy, K.
    Ranasinghe, D. N.
    CCGRID 2008: EIGHTH IEEE INTERNATIONAL SYMPOSIUM ON CLUSTER COMPUTING AND THE GRID, VOLS 1 AND 2, PROCEEDINGS, 2008, : 90 - 97