Mathematical models for VLSI array processors for two-dimensional discrete transforms

被引：0

作者：

Ryzhevich, O.V. ^{[1
]}

Sobolevsky, P.I. ^{[1
]}

机构：

[1] Natl Acad of Sciences of Belarus, Minsk, Russia

来源：

Engineering Simulation | 2000年 / 17卷 / 03期

关键词：

D O I：

暂无

中图分类号：

学科分类号：

摘要：

引用

页码：315 / 324

共 50 条

[1] Unified fully-pipelined VLSI implementations of two-dimensional discrete trigonometric transforms
Shie, MC
Fang, WH
Wu, ML
Lai, FP
APCCAS '98 - IEEE ASIA-PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS: MICROELECTRONICS AND INTEGRATING SYSTEMS, 1998, : 623 - 626
[2] Fast block implementation of two-dimensional recursive digital filters via VLSI array processors
Mertzios, Basil G.
AEU. Archiv fur Elektronik und Ubertragungstechnik, 1990, 44 (01): : 50 - 58
[3] GEOMETRIC PROBLEMS ON TWO-DIMENSIONAL ARRAY PROCESSORS
MI, L
VARMAN, P
CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 1988, 7 (02) : 191 - 211
[4] Unified fully-pipelined VLSI implementations of the one- and two-dimensional real discrete trigonometric transforms
Fang, WH
Wu, ML
IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 1999, E82A (10) : 2219 - 2230
[5] An efficient VLSI architecture for two-dimensional discrete wavelet transform
Pinto R.
Shama K.
International Journal of High Performance Systems Architecture, 2018, 8 (03): : 179 - 191
[6] PARALLEL SORTING IN TWO-DIMENSIONAL VLSI MODELS OF COMPUTATION
SCHERSON, ID
SEN, S
IEEE TRANSACTIONS ON COMPUTERS, 1989, 38 (02) : 238 - 249
[7] IMPLEMENTATION OF THE DISCRETE FOURIER-TRANSFORM ON TWO-DIMENSIONAL SYSTOLIC PROCESSORS
YEH, HG
YEH, HY
IEE PROCEEDINGS-G CIRCUITS DEVICES AND SYSTEMS, 1987, 134 (04): : 181 - 185
[8] A TWO-DIMENSIONAL ARRAY OF MODELS OF COGNITIVE FUNCTION
QUARTON, GC
BEHAVIORAL AND BRAIN SCIENCES, 1988, 11 (01) : 48 - 48
[9] A nonseparable VLSI architecture for two-dimensional discrete periodized wavelet transform
Hung, KC
Hung, YS
Huang, YJ
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2001, 9 (05) : 565 - 576
[10] Parallel VLSI-routing models for polymorphic processors array
Mazumder, P
TENTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 1997, : 10 - 14

← 1 2 3 4 5 →