SMART-POWER PROCESS PUTS OVERVOLTAGE PROTECTION ON CHIP.

被引:0
|
作者
Schultz, Warren
机构
来源
Electronics | 1984年 / 57卷 / 13期
关键词
D O I
暂无
中图分类号
学科分类号
摘要
PRINTED CIRCUITS
引用
收藏
页码:134 / 136
相关论文
共 50 条
  • [1] SMART-POWER PROCESS PUTS OVERVOLTAGE PROTECTION ON CHIP
    SCHULTZ, W
    ELECTRONICS, 1984, 57 (13): : 134 - 136
  • [2] SMART-POWER TECHNOLOGY USHERS IN ERA OF LOGIC AND POWER ON A SINGLE CHIP.
    Bindra, Ashok K.
    Electronics, 1984, 57 (11): : 87 - 94
  • [3] A Smart-Power Synchronous Rectifier by CMOS Process
    Lim, Chow Yee
    Liang, Yung C.
    Samudra, Ganesh S.
    Balasubramanian, N.
    IEEE TRANSACTIONS ON POWER ELECTRONICS, 2010, 25 (09) : 2469 - 2477
  • [4] SMART-POWER TECHNOLOGY USHERS IN ERA OF LOGIC AND POWER ON A SINGLE CHIP
    BINDRA, AK
    ELECTRONICS, 1984, 57 (11): : 87 - 94
  • [5] SMART-POWER ICS
    PRYCE, D
    EDN, 1988, 33 (07) : 112 - &
  • [6] HBM and TLP ESD robustness in smart-power protection structures
    Santirosi, S
    Meneghesso, G
    Novarini, E
    Contiero, C
    Zanoni, E
    MICROELECTRONICS RELIABILITY, 1999, 39 (6-7) : 839 - 844
  • [7] UPDATING SMART-POWER FORECASTS
    STOJSAVLJEVIC, GI
    ELECTRONICS, 1988, 61 (09): : 12 - 12
  • [8] Damage analysis in smart-power technology electrostatic discharge (ESD) protection devices
    Pogany, D
    Seliger, N
    Litzenberger, M
    Gossner, H
    Stecher, M
    Müller-Lynch, T
    Werner, W
    Gornik, E
    MICROELECTRONICS RELIABILITY, 1999, 39 (6-7) : 1143 - 1148
  • [9] Thermally constrained placement of smart-power IC's and multi-chip modules
    Lampaert, K
    Gielen, G
    Sansen, W
    THIRTEENTH ANNUAL IEEE SEMICONDUCTOR THERMAL MEASUREMENT AND MANAGEMENT SYMPOSIUM, PROCEEDINGS 1997, 1997, : 106 - 111
  • [10] Physical models for smart-power devices
    Rudan, M.
    Reggiani, S.
    Gnani, E.
    Baccarani, G.
    Corvasce, C.
    Ciappa, M.
    Stecher, M.
    Pogany, D.
    Gornik, E.
    PROCEEDINGS OF THE INTERNATIONAL CONFERENCE MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2006, : 28 - +