共 50 条
- [1] An IP Wrapper Design for System-on-a-Chip Test ISTM/2009: 8TH INTERNATIONAL SYMPOSIUM ON TEST AND MEASUREMENT, VOLS 1-6, 2009, : 135 - 138
- [3] IP reuse creation for system-on-a-chip design PROCEEDINGS OF THE IEEE 1999 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 1999, : 395 - 401
- [6] Design space exploration methodologies for IP-based system-on-a-chip 2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL II, PROCEEDINGS, 2002, : 364 - 367
- [8] RTL morphing: Making IP-reuse work in system-on-a-chip designs PROCEEDINGS OF THE IEEE 2001 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2001, : 549 - 552
- [9] Instruction-level DFT for testing processor and IP cores in system-on-a-chip 38TH DESIGN AUTOMATION CONFERENCE PROCEEDINGS 2001, 2001, : 59 - 64