FAST LISP MACHINE AND LIST-EVALUATION PROCESSOR EVAL II - PROCESSOR ARCHITECTURE AND HARDWARE CONFIGURATION.

被引：0

作者：

Maegawa, Hirotoshi ^{[1
]}

Saito, Toshifumi ^{[1
]}

Doi, Toshio ^{[1
]}

Nishikawa, Takeshi ^{[1
]}

Yasui, Hiroshi ^{[1
]}

机构：

[1] Osaka Univ, Dep of Applied Physics,, Suita, Jpn, Osaka Univ, Dep of Applied Physics, Suita, Jpn

来源：

关键词：

D O I：

暂无

中图分类号：

学科分类号：

摘要：

引用

页码：121 / 126

共 4 条

[1] Three-processor Lisp machine architecture based on statistical analysis of Common Lisp programs
Klaassen, Arno J., 1600, (24):
[2] A 3-PROCESSOR LISP MACHINE ARCHITECTURE BASED ON STATISTICAL-ANALYSIS OF COMMON LISP PROGRAMS
KLAASSEN, AJ
VANWEZENBEEK, AM
SIGPLAN NOTICES, 1989, 24 (09): : 86 - 91
[3] CODA: Real-time parallel machine for sensor fusion - Evaluation of processor architecture by simulation
Takahashi, E
Nishida, K
Toda, K
Yamaguchi, Y
MF '96 - 1996 IEEE/SICE/RSJ INTERNATIONAL CONFERENCE ON MULTISENSOR FUSION AND INTEGRATION FOR INTELLIGENT SYSTEMS, 1996, : 836 - 843
[4] Efficient Fast Transform Processor with Cost-Effective Hardware Sharing Architecture for Multi-Standard Video Encoding
Chang, Chia-Wei
Hsu, Shun-Ji
Fan, Chih-Peng
2012 5TH INTERNATIONAL CONGRESS ON IMAGE AND SIGNAL PROCESSING (CISP), 2012, : 14 - 18