Virtual prototypes speed design verification for faster turnaround

被引：0
|
作者：
机构：
来源：
Comput Des | / 4卷 / 36期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [1] Virtual prototypes speed design Verification for faster turnaround
    Williams, T
    COMPUTER DESIGN, 1996, 35 (04): : 36 - &
  • [2] A fully automated environment for verification of virtual prototypes
    Belanović, P.
    Knerr, B.
    Holzer, M.
    Rupp, M.
    Eurasip Journal on Applied Signal Processing, 2006, 2006
  • [3] A fully automated environment for verification of virtual prototypes
    Belanovic, P.
    Knerr, B.
    Holzer, M.
    Rupp, M.
    EURASIP JOURNAL ON APPLIED SIGNAL PROCESSING, 2006, 2006 (1)
  • [4] A Fully Automated Environment for Verification of Virtual Prototypes
    P Belanović
    B Knerr
    M Holzer
    M Rupp
    EURASIP Journal on Advances in Signal Processing, 2006
  • [5] Faster Turnaround
    Doya, Kenji
    Wang, DeLiang
    NEURAL NETWORKS, 2014, 49 : XIV - XV
  • [6] Faster turnaround
    Hampstead, D
    LAB ANIMAL, 1998, 27 (05) : 21 - 22
  • [7] THE PUSH IS ON FOR FASTER CHIPS AND FASTER TURNAROUND
    COLE, BC
    ELECTRONICS, 1988, 61 (16): : 89 - &
  • [8] Even faster turnaround
    Plympton, R
    LASER FOCUS WORLD, 1997, 33 (11): : 89 - 89
  • [9] Virtual system prototypes ease design
    VaST Systems Technology, Austin, TX
    Electron. Eng. Times, 2006, 1413 (52):
  • [10] Development and verification of embedded firmware using virtual system prototypes
    Eckart, Thomas
    Schnieringer, Martin
    2006 INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP PROCEEDINGS, 2006, : 32 - 32
12345