MOSFET CLOCK DRIVER CIRCUIT WITH DELAY- AND POWER-SAVING FEATURES.

被引：0
|
作者：
Anon
机构：
来源：
IBM technical disclosure bulletin | 1985年 / 27卷 / 12期
关键词：
Compilation and indexing terms; Copyright 2025 Elsevier Inc;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
ELECTRONIC CIRCUITS, TIMING
引用
收藏
页码：7184 / 7185
相关论文
共 26 条
  • [1] Power-saving mechanism with delay bound for Mobile WiMAX systems
    Nga, D. T. T.
    Lim, H.
    IET COMMUNICATIONS, 2011, 5 (13) : 1854 - 1859
  • [2] Optimum power-saving method for power MOSFET width of DC-DC converters
    Chen, K.-H.
    Chien, C.-C.
    Hsu, C.-H.
    Huang, L.-R.
    IET CIRCUITS DEVICES & SYSTEMS, 2007, 1 (01) : 57 - 62
  • [3] Power-saving strategy for balancing energy and delay performance in WLANS
    Jung, Daewon
    Kim, Ryangsoo
    Lim, Hyuk
    COMPUTER COMMUNICATIONS, 2014, 50 : 3 - 9
  • [4] Power-saving nano-scale DRAMs with an adaptive refreshing clock generator
    Tsai, Tung-Han
    Chen, Chin-Lin
    Lee, Ching-Li
    Wang, Chua-Chin
    PROCEEDINGS OF 2008 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-10, 2008, : 612 - 615
  • [5] Optimum power-saving method for power MOSFET width of one-cycle control DGDC converters
    Chen, Ke-Horng
    Chien, Chieh-Ching
    Ho, Hsin-Hsin
    Huang, Li-Ren
    2006 IEEE POWER ELECTRONICS SPECIALISTS CONFERENCE, VOLS 1-7, 2006, : 2365 - +
  • [6] Research on High Power Density SiC Mosfet Driver Circuit
    Zhang, Shaokun
    He, Guolin
    Zheng, Dan
    Fan, Tao
    Wen, Xuhui
    2019 22ND INTERNATIONAL CONFERENCE ON ELECTRICAL MACHINES AND SYSTEMS (ICEMS 2019), 2019, : 2167 - 2172
  • [7] Energy-Delay Tradeoff Analysis and Enhancement in LTE Power-Saving Mechanisms
    Shin, Wonjae
    Lee, Jung-Ryun
    Choi, Hyun-Ho
    2013 IEEE INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS (ICCE), 2013, : 11 - +
  • [8] An ASIC-embedded content addressable memory with power-saving and design for test features
    Chadwick, T
    Gordon, T
    Nadkarni, R
    Rowland, J
    PROCEEDINGS OF THE IEEE 2001 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2001, : 183 - 186
  • [9] A Clock Tree Based Gated Driver in Low Power Delay Buffer
    Savio, M. Maria Dominic
    Mary, M. Arokia
    2016 INTERNATIONAL CONFERENCE ON ELECTRICAL, ELECTRONICS, AND OPTIMIZATION TECHNIQUES (ICEEOT), 2016, : 4767 - 4772
  • [10] DESIGN OF A FLEXIBLE POWER-SAVING LOGIC-CIRCUIT FOR CMOS MICROPROCESSORS EMPLOYING POWER-DOWN SAVE FEATURE
    POORNAIAH, DV
    AHMAD, MO
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1987, 34 (05): : 575 - 576
123