Bit-level systolic algorithms for real symmetric and Hermitian eigenvalue problems

被引：0

|

作者：

Delosme, Jean-Marc ^{[1
]}

机构：

[1] Yale Univ, New Haven, United States

来源：

Journal of VLSI Signal Processing Systems for Signal, Image, and Video Technology | 1992年 / 4卷 / 01期

关键词：

722 Computer Systems and Equipment - 723.1 Computer Programming - 921 Mathematics;

D O I：

暂无

中图分类号：

学科分类号：

摘要：

24

引用

收藏

页码：69 / 88

相关论文

共 50 条

[1] A MODULO BIT-LEVEL SYSTOLIC COMPILER
JULLIEN, GA
BANDYOPADHYAY, S
MILLER, WC
FROST, R
1989 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-3, 1989, : 457 - 460
[2] A BIT-LEVEL SYSTOLIC IMPLEMENTATION OF THE MEDIAN FILTER
HU, Z
KING, GA
MICROPROCESSORS AND MICROSYSTEMS, 1995, 19 (04) : 185 - 186
[3] A BIT-LEVEL SYSTOLIC ARRAY FOR MEDIAN FILTER
CHANG, LW
LIN, JH
IEEE TRANSACTIONS ON SIGNAL PROCESSING, 1992, 40 (08) : 2079 - 2083
[4] A PROGRAMMABLE FINITE RING BIT-LEVEL SYSTOLIC CELL
JULLIEN, GA
ERICKSON, B
MILLER, WC
SYSTOLIC ARRAY PROCESSORS, 1989, : 225 - 234
[5] AN IMPROVED BIT-LEVEL SYSTOLIC ARCHITECTURE FOR IIR FILTERING
KNOWLES, SC
MCWHIRTER, JG
SYSTOLIC ARRAY PROCESSORS, 1989, : 205 - 214
[6] DESIGN OF BIT-LEVEL SYSTOLIC ARRAYS WITH DEPENDENCE GRAPH
LIU, CM
JEN, CW
SYSTOLIC ARRAY PROCESSORS, 1989, : 439 - 448
[7] A BIT-LEVEL SYSTOLIC ARRAY FOR DIGITAL CONTOUR SMOOTHING
PETKOV, N
PARALLEL COMPUTING, 1989, 12 (03) : 301 - 313
[8] A TECHNIQUE FOR THE DESIGN OF SYSTOLIC ARRAYS WITH BIT-LEVEL PIPELINING
MADAN, BB
PARKER, SR
ZUBAIR, M
CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 1987, 6 (02) : 139 - 151
[9] DYNAMIC COMPUTATIONAL BLOCKS FOR BIT-LEVEL SYSTOLIC ARRAYS
JULLIEN, GA
MILLER, WC
GRONDIN, R
DELPUP, L
BIZZAN, SS
ZHANG, DP
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1994, 29 (01) : 14 - 22
[10] BIT-LEVEL SYSTOLIC ARRAYS FOR DIGITAL CONTOUR SMOOTHING
GLASA, J
RECENT ISSUES IN PATTERN ANALYSIS AND RECOGNITION, 1989, 399 : 105 - 120

← 1 2 3 4 5 →