共 50 条
- [2] Topologically constrained logic synthesis IEEE/ACM INTERNATIONAL CONFERENCE ON CAD-02, DIGEST OF TECHNICAL PAPERS, 2002, : 679 - 686
- [3] Automated synthesis of constrained generators 1600, Morgan Kaufmann Publ Inc, San Mateo, CA, USA (01):
- [6] Constrained Interpolation for Guided Logic Synthesis 2014 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN (ICCAD), 2014, : 462 - 469
- [7] TopLog: ILP Using a Logic Program Declarative Bias LOGIC PROGRAMMING, PROCEEDINGS, 2008, 5366 : 687 - 692
- [8] TopLog: ILP Using a Logic Program Declarative Bias LOGIC PROGRAMMING, PROCEEDINGS, 2008, 5366 : 818 - 819
- [9] AUTOMATED BIST FOR SEQUENTIAL LOGIC SYNTHESIS IEEE DESIGN & TEST OF COMPUTERS, 1988, 5 (06): : 22 - 32
- [10] ALPS: A logic for program synthesis (motivated by fuzzy logic) 1998 IEEE INTERNATIONAL CONFERENCE ON FUZZY SYSTEMS AT THE IEEE WORLD CONGRESS ON COMPUTATIONAL INTELLIGENCE - PROCEEDINGS, VOL 1-2, 1998, : 779 - 784