Design of multiple-valued module array using signed-digit arithmetic

被引：0

作者：

Kameyana, Michitaka ^{[1
]}

Higuchi, Tatsuo ^{[1
]}

Nomura, Masahiro ^{[1
]}

机构：

[1] Tohoku Univ, Sendai, Japan

来源：

Electronics and Communications in Japan, Part III: Fundamental Electronic Science (English translation of Denshi Tsushin Gakkai Ronbunshi) | 1991年 / 74卷 / 06期

关键词：

Integrated Circuits; VLSI;

D O I：

暂无

中图分类号：

学科分类号：

摘要：

引用

页码：96 / 105

共 50 条

[1] Residue arithmetic circuits based on the signed-digit multiple-valued arithmetic circuits
Wei, SG
Shimizu, K
1998 28TH IEEE INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC - PROCEEDINGS, 1998, : 276 - 281
[2] Compact signed-digit adder using multiple-valued logic
Gonzalez, AF
Mazumder, P
SEVENTEENTH CONFERENCE ON ADVANCED RESEARCH IN VLSI, PROCEEDINGS, 1997, : 96 - 113
[3] Residue arithmetic multiplier based on the radix-4 signed-digit multiple-valued arithmetic circuits
Wei, S
Shimizu, K
TWELFTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 1999, : 212 - 217
[4] DESIGN OF VLSI-ORIENTED RADIX-4 SIGNED-DIGIT ARITHMETIC CIRCUITS USING MULTIPLE-VALUED LOGIC.
Kawahito, Shoji
Kameyama, Michitaka
Higuchi, Tatsuo
Systems and Computers in Japan, 1987, 18 (04) : 41 - 52
[5] Compact residue arithmetic multiplier based on the radix-4 signed-digit multiple-valued arithmetic circuits
Wei, SG
Shimizu, K
IEICE TRANSACTIONS ON ELECTRONICS, 1999, E82C (09): : 1647 - 1654
[6] Multiple-valued signed-digit adder using negative differential-resistance devices
Gonzalez, AF
Mazumder, P
IEEE TRANSACTIONS ON COMPUTERS, 1998, 47 (09) : 947 - 959
[7] MULTIPLE-VALUED RADIX-2 SIGNED-DIGIT ARITHMETIC CIRCUITS FOR HIGH-PERFORMANCE VLSI SYSTEMS
KAWAHITO, S
KAMEYAMA, M
HIGUCHI, T
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1990, 25 (01) : 125 - 131
[8] A DIVISION ALGORITHM FOR SIGNED-DIGIT ARITHMETIC
TUNG, C
IEEE TRANSACTIONS ON COMPUTERS, 1968, C 17 (09) : 887 - &
[9] SIGNED-DIGIT DIVISION USING COMBINATIONAL ARITHMETIC NETS
TUNG, C
IEEE TRANSACTIONS ON COMPUTERS, 1970, C 19 (08) : 746 - &
[10] Residue arithmetic circuits using a signed-digit number representation
Wei, SG
Shimizu, K
ISCAS 2000: IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - PROCEEDINGS, VOL I: EMERGING TECHNOLOGIES FOR THE 21ST CENTURY, 2000, : 24 - 27

← 1 2 3 4 5 →