Single-piece charge-based model for the output conductance of MOS transistors

被引：0
|
作者：
UFSC, Florianopolis, Brazil [1 ]
机构：
来源：
Proc IEEE Int Conf Electron Circuits Syst | / 545-548期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [1] Design-Oriented Single-Piece Explicit I-V DC Charge-Based Model for MOS Transistors in Nanometric Technologies
    Poupon, Julien
    Barragan, Manuel J.
    Cathelin, Andreia
    Bourdel, Sylvain
    IEEE ACCESS, 2024, 12 : 147809 - 147827
  • [2] Physics-based single-piece charge model for strained-Si MOSFETs
    Chandrasekaran, K
    Zhou, X
    Chiah, SB
    Shangguan, W
    See, GH
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2005, 52 (07) : 1555 - 1562
  • [3] Charge-based chemical sensors:: A neuromorphic approach with chemoreceptive neuron MOS (CνMOS) transistors
    Shen, NYM
    Liu, ZT
    Lee, CH
    Minch, BA
    Kan, ECC
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2003, 50 (10) : 2171 - 2178
  • [4] Polymer surface electrochemistry for charge-based sensing in chemoreceptive neuron MOS (CvMOS) transistors
    Shen, NY
    Liu, ZT
    Peng, SY
    Minch, BA
    Kan, EC
    PROCEEDINGS OF THE IEEE SENSORS 2003, VOLS 1 AND 2, 2003, : 914 - 919
  • [5] A compact non-quasi-static extension of a charge-based MOS model
    Porret, AS
    Sallese, JM
    Enz, CC
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2001, 48 (08) : 1647 - 1654
  • [6] A CHARGE-BASED MODEL FOR SHORT-CHANNEL MOS-TRANSISTOR CAPACITANCES
    GHARABAGI, R
    ELNOKALI, MA
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1990, 37 (04) : 1064 - 1073
  • [7] Charge-Based Capacitance Measurements (CBCM) on MOS devices
    Sell, Bernhard
    Avellán, Alejandro
    Krautschneider, Wolfgang H.
    IEEE Transactions on Device and Materials Reliability, 2002, 2 (01) : 9 - 12
  • [8] Single-piece state-space behavioral models for IC output buffers
    Siviero, C.
    Stievano, I. S.
    Savi, P.
    Maio, I. A.
    Canavero, F. G.
    EMC ZURICH-MUNICH 2007, SYMPOSIUM DIGEST, 2007, : 111 - 114
  • [9] Charge-based compact analytical model for triple-gate junctionless nanowire transistors
    Avila-Herrera, F.
    Paz, B. C.
    Cerdeira, A.
    Estrada, M.
    Pavanello, M. A.
    SOLID-STATE ELECTRONICS, 2016, 122 : 23 - 31
  • [10] Charge-based Model for Junction FETs
    Jazaeri, Farzan
    Makris, Nikolaos
    Saeidi, Ali
    Bucher, Matthias
    Sallese, Jean-Michel
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2018, 65 (07) : 2694 - 2698
12345