Practical verification of high-level dataraces in transactional memory programs

被引：0
|
作者：
CITI, DI FCT, Universidade Nova de Lisboa, Portugal [1 ]
不详 [2 ]
机构：
来源：
Workshop Parallel Distrib. Syst.: Test., Anal., Debugging, PADTAD - Proc. | / 26-34期
关键词：
Compendex;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
Static analysis
引用
收藏
相关论文
共 50 条
  • [1] High-Level Synthesis of Transactional Memory
    Ragheb, Omar
    Anderson, Jason H.
    2021 26TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2021, : 481 - 486
  • [2] Detecting All High-Level Dataraces in an RTOS Kernel
    Mukherjee, Suvam
    Kumar, Arun
    D'Souza, Deepak
    VERIFICATION, MODEL CHECKING, AND ABSTRACT INTERPRETATION, VMCAI 2017, 2017, 10145 : 405 - 423
  • [3] Verification of snapshot isolation in transactional memory java programs
    Dias, Ricardo J.
    Distefano, Dino
    Seco, João Costa
    Lourenço, João M.
    Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics), 2012, 7313 LNCS : 640 - 664
  • [4] Verification of Snapshot Isolation in Transactional Memory Java']Java Programs
    Dias, Ricardo J.
    Distefano, Dino
    Seco, Joao Costa
    Lourenco, Joao M.
    ECOOP 2012 - OBJECT-ORIENTED PROGRAMMING, 2012, 7313 : 640 - 664
  • [5] Verification tools for transactional programs
    Cristal, Adrian
    Ozkan, Burcu Kulahcioglu
    Cohen, Ernie
    Kuru, Ismail
    Unsal, Osman
    Tasiran, Serdar
    Mutluergil, Suha Orhun
    Elmas, Tayfun
    Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics), 2015, 8913 : 283 - 306
  • [6] Verification of scheduling in high-level synthesis
    Karfa, C.
    Mandal, C.
    Sarkar, D.
    Pentakota, S. R.
    Reade, Chris
    IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, PROCEEDINGS: EMERGING VLSI TECHNOLOGIES AND ARCHITECTURES, 2006, : 141 - +
  • [7] A Survey of Verification for High-level Synthesis
    Hu J.
    Hu Y.
    Wang G.
    Chen G.
    Yang H.
    Kang Y.
    Wang K.
    Li S.
    1600, Institute of Computing Technology (33): : 287 - 297
  • [8] Formal Verification of High-Level Synthesis
    Herklotz, Yann
    Pollard, James D.
    Ramanathan, Nadesh
    Wickerson, John
    PROCEEDINGS OF THE ACM ON PROGRAMMING LANGUAGES-PACMPL, 2021, 5 (OOPSLA):
  • [9] High-level Synthesis Integrated Verification
    Dossis, Michael F.
    ENGINEERING TECHNOLOGY & APPLIED SCIENCE RESEARCH, 2015, 5 (05) : 864 - 870
  • [10] VERIFICATION OF HIGH-LEVEL PROTOCOL IMPLEMENTATIONS
    WEAVING, K
    COMPUTER COMMUNICATIONS, 1981, 4 (02) : 56 - 60
12345