Gate-level masking under a path-based leakage metric

被引：19
|
作者：
Leiserson, Andrew J. [1 ]
Marson, Mark E. [1 ]
Wachs, Megan A. [1 ]
机构：
[1] Cryptography Research, Inc, 425 Market Street, 11th Floor, San Francisco,CA,94105, United States
来源：
Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics) | 2014年 / 8731卷
关键词：
Field programmable gate arrays (FPGA);
D O I：
10.1007/978-3-662-44709-3_32
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：580 / 597
相关论文
共 50 条
  • [1] Gate-Level Masking under a Path-Based Leakage Metric
    Leiserson, Andrew J.
    Marson, Mark E.
    Wachs, Megan A.
    CRYPTOGRAPHIC HARDWARE AND EMBEDDED SYSTEMS - CHES 2014, 2014, 8731 : 580 - 597
  • [2] Security Order of Gate-Level Masking Schemes
    Takarabt, Sofiane
    Bahrami, Javad
    Ebrahimabadi, Mohammad
    Guilley, Sylvain
    Karimi, Naghmeh
    2023 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE ORIENTED SECURITY AND TRUST, HOST, 2023, : 57 - 67
  • [3] A mixed method of leakage optimization for gate-level netlist
    Yang, Hai-Gang, 2010, Science Press (36):
  • [4] Gate-level dual-threshold static power optimization methodology (GDSPOM) using path-based static timing analysis (STA) technique
    Chung, B.
    Kuo, J. B.
    INTEGRATED CIRCUIT AND SYSTEM DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION, 2006, 4148 : 237 - 246
  • [5] Clustering Using Normalized Path-Based Metric
    Ding, Jundi
    Ma, Runing
    Chen, Songcan
    Yang, Jingyu
    ADVANCES IN NEURAL NETWORKS - ISNN 2008, PT 2, PROCEEDINGS, 2008, 5264 : 57 - +
  • [6] FIGHT-Metric: Functional Identification of Gate-Level Hardware Trustworthiness
    Sullivan, Dean
    Biggers, Jeff
    Zhu, Guidong
    Zhang, Shaojie
    Jin, Yier
    2014 51ST ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2014,
  • [7] Gate-level dual-threshold static power optimization methodology (GDSPOM) using path-based static timing analysis (STA) technique for SOC application
    Chung, B.
    Kuo, J. B.
    INTEGRATION-THE VLSI JOURNAL, 2008, 41 (01) : 9 - 16
  • [8] Hybrid Gate-Level Leakage Model for Monte Carlo Analysis on Multiple GPUs
    Kim, Jinwook
    Kim, Young Hwan
    IEEE ACCESS, 2014, 2 : 183 - 194
  • [9] A Formal Framework for Gate-Level Information Leakage Using Z3
    Zhang, Qizhi
    He, Jiaji
    Zhao, Yiqiang
    Guo, Xiaolong
    PROCEEDINGS OF THE 2020 ASIAN HARDWARE ORIENTED SECURITY AND TRUST SYMPOSIUM (ASIANHOST), 2020,
  • [10] Gate-Level Side-Channel Leakage Ranking With Architecture Correlation Analysis
    Kiaei, Pantea
    Yao, Yuan
    Liu, Zhenyuan
    Fern, Nicole
    Breunesse, Cees-Bart
    Van Woudenberg, Jasper
    Gillis, Kate
    Dich, Alex
    Grossmann, Peter
    Schaumont, Patrick
    IEEE TRANSACTIONS ON EMERGING TOPICS IN COMPUTING, 2024, 12 (02) : 496 - 507
12345