Verification requirements for SystemC/C++ designs

被引：0
|
作者：
Kalinic, Vlada [1 ]
机构：
[1] OneSpin Solutions, Germany
来源：
Electronics World | 2021年 / 127卷 / 2009期
关键词：
C++ (programming language) - Program debugging - Software design - Software testing;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
Although SystemC/C++ coding styles have been used for many years, specific models have recently emerged to drive common design flows across engineering teams. These include abstract algorithmic design code as input for high-level synthesis (HLS) tools, virtual platform models for early software test, configurable intellectual property (IP) blocks, and many more.
引用
收藏
页码：24 / 26
相关论文
共 50 条
  • [1] A framework for verification of SystemC designs using SystemC waiting state automata
    Harrath, Nesrine
    Monsuez, Bruno
    Barkaoui, Kamel
    Advances in Intelligent Systems and Computing, 2014, 263 : 77 - 104
  • [2] Power specification, simulation and verification of SystemC designs
    Gagarski, Kirill
    Petrov, Maxim
    Moiseev, Mikhail
    Klotchkov, Ilya
    PROCEEDINGS OF 2016 IEEE EAST-WEST DESIGN & TEST SYMPOSIUM (EWDTS), 2016,
  • [3] An approach for the verification of SystemC designs using AsmL
    Habibi, A
    Tahar, S
    AUTOMATED TECHNOLOGY FOR VERIFICATION AND ANALYSIS, PROCEEDINGS, 2005, 3707 : 69 - 83
  • [4] Assertion based verification of PSL for SystemC designs
    Habibi, A
    Gawanmeh, A
    Tahar, S
    2004 INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP, PROCEEDINGS, 2004, : 177 - 180
  • [5] Formal verification of LTL formulas for systemc designs
    Grosse, D
    Drechsler, R
    PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL V: BIO-MEDICAL CIRCUITS & SYSTEMS, VLSI SYSTEMS & APPLICATIONS, NEURAL NETWORKS & SYSTEMS, 2003, : 245 - 248
  • [6] Towards an efficient assertion based verification of SystemC designs
    Habibi, A
    Tahar, S
    NINTH IEEE INTERNATIONAL HIGH-LEVEL DESIGN VALIDATION AND TEST WORKSHOP, PROCEEDINGS, 2004, : 19 - 22
  • [7] A Static Analysis Approach for Verification of Synchronization Correctness of SystemC Designs
    Glukhikh, Mikhail
    Moiseev, Mikhail
    Salishev, Sergey
    16TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD 2013), 2013, : 89 - 96
  • [8] Coverage Metrics for Verification of Concurrent SystemC Designs Using Mutation Testing
    Sen, Alper
    Abadir, Magdy S.
    2010 IEEE INTERNATIONAL HIGH LEVEL DESIGN VALIDATION AND TEST WORKSHOP (HLDVT), 2010, : 75 - 81
  • [9] A C/C++-based functional verification framework using the SystemC verification library
    Park, S
    Chae, SK
    16TH INTERNATIONAL WORKSHOP ON RAPID SYSTEM PROTOTYPING, PROCEEDINGS: SHORTENING THE PATH FROM SPECIFICATION TO PROTOTYPE, 2005, : 237 - 239
  • [10] A Semantics-based Translation Method for Automated Verification of SystemC TLM Designs
    Gao, Yanyan
    Li, Xi
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2013, 29 (05): : 685 - 695
12345