A digital backstage calibration using comparator dithering

被引:0
|
作者
Xiong, Zhaoxin [1 ]
Cai, Min [1 ]
He, Xiaoyong [1 ]
机构
[1] School of Electronic and Information Engineering, South China University of Technology, Guangzhou 510640, China
关键词
D O I
暂无
中图分类号
学科分类号
摘要
引用
收藏
页码:24 / 29
相关论文
共 50 条
  • [1] Digital Background Calibration Techniques for Pipelined ADC Based on Comparator Dithering
    Shi, Longxing
    Zhao, Wei
    Wu, Jianhui
    Chen, Chao
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2012, 59 (04) : 239 - 243
  • [2] SLAC vertical comparator for the calibration of digital levels
    Woschitz, Helmut
    Gassner, Georg
    Ruland, Robert
    JOURNAL OF SURVEYING ENGINEERING-ASCE, 2007, 133 (03): : 144 - 150
  • [3] Background Digital Calibration of Comparator Offsets in Pipeline ADCs
    Gines, Antonio Jose
    Peralias, Eduardo
    Rueda, Adoracion
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2015, 23 (07) : 1345 - 1349
  • [4] Digital Image Steganography using Dithering Technique
    Biswas, D.
    Biswas, S.
    Majumder, A.
    Sarkar, D.
    Sinha, D.
    Chowdhury, A.
    Das, S. K.
    2ND INTERNATIONAL CONFERENCE ON COMPUTER, COMMUNICATION, CONTROL AND INFORMATION TECHNOLOGY (C3IT-2012), 2012, 4 : 251 - 255
  • [5] Voltage Transformer Calibration System Based on a Digital Current Comparator
    Trigo, Leonardo
    Brehm, Marcelo
    Slomovitz, Daniel
    2018 IEEE 9TH POWER, INSTRUMENTATION AND MEASUREMENT MEETING (EPIM), 2018,
  • [6] CALIBRATION OF A COMPARATOR
    JEYAPALAN, K
    PHOTOGRAMMETRIC ENGINEERING, 1972, 38 (05): : 472 - +
  • [7] A background comparator calibration technique for flash analog-to-digital converters
    Huang, CC
    Wu, JT
    2005 IEEE VLSI-TSA International Symposium on VLSI Design, Automation & Test (VLSI-TSA-DAT), Proceedings of Technical Papers, 2005, : 311 - 314
  • [8] A background comparator calibration technique for flash analog-to-digital converters
    Huang, CC
    Wu, JT
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2005, 52 (09) : 1732 - 1740
  • [9] Calibration of Capacitor Mismatch and Static Comparator Offset in SAR ADC with digital redundancy
    Lopez-Angulo, Antonio
    Gines, Antonio
    Peralias, Eduardo
    2020 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2020,
  • [10] A current-mode comparator for digital calibration of amorphous silicon AMOLED displays
    Chaji, G. Reza
    Nathan, Arokia
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2008, 55 (07) : 614 - 618