The ChipCflow Project to accelerate algorithms using a dataflow graph in a reconfigurable system

被引：0
|
作者：
Fernandes Da Silva, Antonio Carlos [1 ]
Lopes, Joelmir Jose [2 ]
De Abreu Silva, Bruno [2 ]
Silva, Jorge Luiz [2 ]
机构：
[1] Federal Technological University of Parana, Coordination of Informatics, Av. Alberto Carazzai, 1640, Brazil
[2] University of Sao Paulo, Department of Computer Systems, Av. Trabalhador Saocarlense, 400, Brazil
来源：
WSEAS Transactions on Computers | 2012年 / 11卷 / 08期
关键词：
Reconfigurable architectures;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：265 / 274
相关论文
共 50 条
  • [1] CHIPCFLOW - A DYNAMIC DATAFLOW MACHINE USING DYNAMIC RECONFIGURABLE HARDWARE
    Silva, Jorge L.
    Lopes, Joelmir J.
    Roda, Valentin O.
    Costa, Kelton R.
    2009 5TH SOUTHERN CONFERENCE ON PROGRAMMABLE LOGIC, PROCEEDINGS, 2009, : 213 - +
  • [2] Execution of algorithms using a Dynamic Dataflow Model for reconfigurable hardware - Commands in Dataflow Graph
    Astolfi, Vitor Fiorotto
    Luiz e Silva, Jorge
    2007 3RD SOUTHERN CONFERENCE ON PROGRAMMABLE LOGIC, PROCEEDINGS, 2007, : 225 - +
  • [3] Execution of algorithms using a dynamic dataflow model for reconfigurable hardware - A purpose for matching data
    Silva, Jorge Luiz e
    6TH INTERNATIONAL WORKSHOP ON SYSTEM-ON-CHIP FOR REAL-TIME APPLICATIONS, PROCEEDINGS, 2006, : 115 - 119
  • [4] An Implementation Method of HEVC Dataflow Graph Based on Reconfigurable Processer
    Zhu, Yun
    Hu, Chuanzhan
    Jiang, Lin
    Shen, Xubang
    2021 ASIA-PACIFIC SIGNAL AND INFORMATION PROCESSING ASSOCIATION ANNUAL SUMMIT AND CONFERENCE (APSIPA ASC), 2021, : 106 - 112
  • [5] Optimizing the Critical Path of Distributed Dataflow Graph Algorithms
    Durrman, Dante
    Saule, Erik
    2023 IEEE INTERNATIONAL PARALLEL AND DISTRIBUTED PROCESSING SYMPOSIUM WORKSHOPS, IPDPSW, 2023, : 898 - 904
  • [6] DFGenTool: A Dataflow Graph Generation Tool for Coarse Grain Reconfigurable Architectures
    Mukherjee, Manideepa
    Fell, Alexander
    Guha, Apala
    2017 30TH INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2017 16TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID 2017), 2017, : 67 - 72
  • [7] Research on reconfigurable digital signal processor based on control dataflow graph
    Duan, Ran
    Liang, Jie
    Wang, Yan-Ning
    Harbin Gongye Daxue Xuebao/Journal of Harbin Institute of Technology, 2009, 41 (SUPPL. 1): : 16 - 21
  • [8] Graph Trace Analysis and generic algorithms for interdependent reconfigurable system design and control
    Feinauer, Lynn R.
    Russell, Kevin J.
    Broadwater, Robert P.
    NAVAL ENGINEERS JOURNAL, 2008, 120 (01) : 29 - 40
  • [9] Evaluating Reconfigurable Dataflow Computing Using the Himeno Benchmark
    Sato, Yukinori
    Inoguchi, Yasushi
    Luk, Wayne
    Nakamura, Tadao
    2012 INTERNATIONAL CONFERENCE ON RECONFIGURABLE COMPUTING AND FPGAS (RECONFIG), 2012,
  • [10] <bold>Executing Algorithms for Dynamic Dataflow Reconfigurable Hardware -The Operators Protocol</bold>
    Silva, Jorge Luiz e
    Marques, Eduardo
    RECONFIG 2006: PROCEEDINGS OF THE 2006 IEEE INTERNATIONAL CONFERENCE ON RECONFIGURABLE COMPUTING AND FPGA'S, 2006, : 64 - +
12345