Impact of Gate-Loop Parameters on the Switching Behavior of SiC MOSFETs

被引:0
|
作者
Wang X. [1 ]
Zhu Y. [1 ]
Zhao Z. [1 ]
Chen K. [1 ]
机构
[1] State Key Lab of Control and Simulation of Power Systems and Generation Equipments, Department of Electrical Engineering, Tsinghua University, Beijing
来源
Zhao, Zhengming (zhaozm@tsinghua.edu.cn) | 2017年 / China Machine Press卷 / 32期
关键词
Parasitic parameters; Pulse; SiC MOSFET; Switching behavior;
D O I
10.19595/j.cnki.1000-6753.tces.170389
中图分类号
学科分类号
摘要
The switching behavior of Silicon Carbide (SiC) MOSFETs is susceptible to the parasitic elements in the system. It manifests non-ideal characteristics of the power pulses, and further limits the system reliability and efficiency. The relationship among the control pulse, the drive pulse and the power pulse is analyzed. Two parameters dv/dt and di/dt are extracted as two critical factors affecting the switching behavior of SiC MOSFETs. The impacts of the gate-loop parameters on dv/dt and di/dt are analyzed theoretically and verified through PSpice simulation and experiments. Furthermore, several transient control methods based on the gate-loop parameters are compared, as a guideline for the control of the switching behavior of SiC MOSFETs in real applications. © 2017, The editorial office of Transaction of China Electrotechnical Society. All right reserved.
引用
收藏
页码:23 / 30
页数:7
相关论文
共 19 条
  • [1] Yan Q., Yuan X., Geng Y., Et al., Performance evaluation of split output converters with SiC MOSFETs and SiC schottky diodes, IEEE Transactions on Power Electronics, 32, 1, pp. 406-422, (2017)
  • [2] Liang M., Zheng T.Q., Ke C., Et al., Performance comparison of SiC MOSFET, Si Cool-MOS and IGBT for DAB Converter, Transactions of China Electrotechical Society, 30, 12, pp. 41-50, (2015)
  • [3] Yi P., Murthy P.K.S., Wei L., Performance evaluation of SiC MOSFETs with long power cable and induction motor, IEEE Energy Conversion Congress and Exposition (ECCE), pp. 1-7, (2016)
  • [4] Biela J., Schweizer M., Waffler S., Et al., SiC versus Si-evaluation of potentials for performance improvement of inverter and DC-DC converter systems by SiC power semiconductors, IEEE Transactions on Industrial Electronics, 58, 7, pp. 2872-2882, (2011)
  • [5] Lewicki A., Dead-time effect compensation based on additional phase current measurements, IEEE Transactions on Industrial Electronics, 62, 7, pp. 4078-4085, (2015)
  • [6] Zhang Z., Wang F., Costinett D.J., Et al., Dead-time optimization of SiC devices for voltage source converter, IEEE Applied Power Electronics Conference and Exposition (APEC), pp. 1145-1152, (2015)
  • [7] Zhou J., Chen Y., Tang H., Et al., Dead-time compensation strategy for four-leg inverter based on pulse-tuning, Transactions of China Electrotechical Society, 31, 3, pp. 16-24, (2016)
  • [8] Luo J., Fan W., Peng K., High frequency snubber circuit for SiC MOSFET module, High Power Converter Technology, 31, 5, pp. 23-30, (2016)
  • [9] Torsaeter B.N., Tiwari S., Lund R., Et al., Experimental evaluation of switching characteristics, switching losses and snubber design for a full SiC half-bridge power module, IEEE 7th International Symposium on Power Electronics for Distributed Generation Systems (PEDG), pp. 1-8, (2016)
  • [10] Zhang Q., Lin W., A novel lossless passive soft-switching cell with minimum stresses, Proceedings of the CSEE, 36, 18, pp. 4999-5008, (2016)