Speeding up execution of evolutionary algorithms with multiprocessor and multicomputer systems

被引：0
|
作者：
Vavpotič, Simon [1 ]
Dobnikar, Andrej [1 ]
机构：
[1] Univerza v Ljubljani, Fak. za Racunalnistvo in Informatiko, LASPP, Trzaska Cesta 25, Ljubljana, Slovenia
来源：
Elektrotehniski Vestnik/Electrotechnical Review | 2002年 / 69卷 / 3-4期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
7
引用
收藏
页码：227 / 233
相关论文
共 50 条
  • [1] Speeding up backpropagation using multiobjective evolutionary algorithms
    Abbass, HA
    NEURAL COMPUTATION, 2003, 15 (11) : 2705 - 2726
  • [2] EFFICIENCY AND PERFORMANCE OF MULTICOMPUTER AND MULTIPROCESSOR SYSTEMS
    KONONOV, NV
    PESHES, LJ
    AVTOMATIKA I VYCHISLITELNAYA TEKHNIKA, 1984, (05): : 53 - 59
  • [3] Speeding up hardware evolution:: A coprocessor for evolutionary algorithms
    Schmitz, T
    Hohmann, S
    Meier, K
    Schemmel, J
    Schürmann, F
    EVOLVABLE SYSTEMS: FROM BIOLOGY TO HARDWARE, PROCEEDINGS, 2003, 2606 : 274 - 285
  • [4] Implementation of graph algorithms in Reconfigurable Hardware (FPGAs) to speeding up the execution
    Ahmed, Imtiaj
    Alam, Shafiul
    Rahman, Mohammed Anis Ur
    Islam, Naimul
    ICCIT: 2009 FOURTH INTERNATIONAL CONFERENCE ON COMPUTER SCIENCES AND CONVERGENCE INFORMATION TECHNOLOGY, VOLS 1 AND 2, 2009, : 880 - +
  • [5] Speeding up evolutionary algorithms through asymmetric mutation operators
    Doerr, Benjamin
    Hebbinghaus, Nils
    Neumann, Frank
    EVOLUTIONARY COMPUTATION, 2007, 15 (04) : 401 - 410
  • [6] Speeding up evolutionary algorithms through restricted mutation operators
    Doerr, Benjamin
    Hebbinghaus, Nils
    Neumann, Frank
    PARALLEL PROBLEM SOLVING FROM NATURE - PPSN IX, PROCEEDINGS, 2006, 4193 : 978 - 987
  • [7] Parallel execution for speeding up inductive logic programming systems
    Ohwada, H
    Mizoguchi, F
    DISCOVERY SCIENCE, PROCEEDINGS, 1999, 1721 : 277 - 286
  • [8] Money for Nothing: Speeding Up Evolutionary Algorithms Through Better Initialization
    de Laillevault, Axel de Perthuis
    Doerr, Benjamin
    Doerr, Carola
    GECCO'15: PROCEEDINGS OF THE 2015 GENETIC AND EVOLUTIONARY COMPUTATION CONFERENCE, 2015, : 815 - 822
  • [9] Relaxed Synchronization Technique for Speeding-up the Parallel Simulation of Multiprocessor Systems
    Yun, Dukyoung
    Kim, Sungchan
    Ha, Soonhoi
    2012 17TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2012, : 449 - 454
  • [10] MULTISTAGE INDEXING ALGORITHMS FOR SPEEDING PROLOG EXECUTION
    CHEN, T
    RAMAKRISHNAN, LV
    RAMESH, R
    SOFTWARE-PRACTICE & EXPERIENCE, 1994, 24 (12): : 1097 - 1119
12345