共 50 条
- [1] An Optimized Hardware Architecture for Intra Prediction in H.264 Decoder 2013 IEEE 10TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2013,
- [2] A novel Intra prediction architecture for the hardware HEVC encoder 16TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD 2013), 2013, : 429 - 436
- [3] A VLSI Architecture for Intra Prediction for a HEVC Decoder 2012 JOINT CONFERENCE NEW TRENDS IN AUDIO & VIDEO AND SIGNAL PROCESSING: ALGORITHMS, ARCHITECTURES, ARRANGEMENTS, & APPLICATIONS (NTAV-SPA 2012), 2012, : 233 - 237
- [4] Design and Implementation of Mixed Parallel and Dataflow Architecture for Intra-prediction Hardware in HEVC Decoder VLSI DESIGN AND TEST, 2017, 711 : 742 - 750
- [5] An efficient intra prediction hardware architecture for H.264 video decoding DSD 2007: 10TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN ARCHITECTURES, METHODS AND TOOLS, PROCEEDINGS, 2007, : 448 - 451
- [7] An optimized hardware architecture for intra prediction for HEVC 2014 FIRST INTERNATIONAL IMAGE PROCESSING, APPLICATIONS AND SYSTEMS CONFERENCE (IPAS), 2014,
- [9] EFFICIENT GPU-BASED INTER PREDICTION FOR VIDEO DECODER 2019 IEEE INTERNATIONAL CONFERENCE ON IMAGE PROCESSING (ICIP), 2019, : 1109 - 1113