Real-Time Dense Stereo Matching with ELAS on FPGA-Accelerated Embedded Devices

被引:8
|
作者
Rahnama O. [1 ,2 ]
Frost D. [1 ]
Miksik O. [1 ,3 ]
Torr P.H.S. [1 ]
机构
[1] Department of Engineering, University of Oxford, Oxford
[2] OxSight Ltd., Oxford
[3] Emotech Labs, London
基金
英国工程与自然科学研究理事会;
关键词
Range sensing; RGB-D perception;
D O I
10.1109/LRA.2018.2800786
中图分类号
学科分类号
摘要
For many applications in low-power real-time robotics, stereo cameras are the sensors of choice for depth perception as they are typically cheaper and more versatile than their active counterparts. Their biggest drawback, however, is that they do not directly sense depth maps; instead, these must be estimated through data-intensive processes. Therefore, appropriate algorithm selection plays an important role in achieving the desired performance characteristics. Motivated by applications in space and mobile robotics, we implement and evaluate a field programmable gate arrays (FPGA) accelerated adaptation of the efficient large-scale stereo (ELAS) algorithm. Despite offering one of the best tradeoffs between efficiency and accuracy, ELAS has only been shown to run at 1.5-3 fps on a high-end CPU. Our system preserves all intriguing properties of the original algorithm, such as the slanted plane priors, but can achieve a frame rate of 47 fps whilst consuming under 4 W of power. Unlike previous FPGA-based designs, we take advantage of both components on the CPU/FPGA system-on-chip to showcase the strategy necessary to accelerate more complex and computationally diverse algorithms for such low power, real-time systems. © 2016 IEEE.
引用
收藏
页码:2008 / 2015
页数:7
相关论文
共 50 条
  • [1] Debugging FPGA-accelerated Real-time Systems
    Geier, Martin
    Brandle, Marian
    Faller, Dominik
    Chakraborty, Samarjit
    2020 IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM (RTAS 2020), 2020, : 350 - 363
  • [2] FPGA-accelerated CNN for real-time plant disease identification
    Luo, Yuexuan
    Cai, Xiang
    Qi, Jiandong
    Guo, Dongdong
    Che, Wenqing
    COMPUTERS AND ELECTRONICS IN AGRICULTURE, 2023, 207
  • [3] iELAS: An ELAS-Based Energy-Efficient Accelerator for Real-Time Stereo Matching on FPGA Platform
    Gao, Tian
    Wan, Zishen
    Zhang, Yuyang
    Yu, Bo
    Zhang, Yanjun
    Liu, Shaoshan
    Raychowdhury, Arijit
    2021 IEEE 3RD INTERNATIONAL CONFERENCE ON ARTIFICIAL INTELLIGENCE CIRCUITS AND SYSTEMS (AICAS), 2021,
  • [4] Real-Time FPGA Accelerated Stereo Matching for Temporal Statistical Pattern Projector Systems
    Brus, Zan
    Kos, Marko
    Erker, Matic
    Kramberger, Iztok
    SENSORS, 2021, 21 (19)
  • [5] A CNN-Based Real-Time Dense Stereo SLAM System on Embedded FPGA
    Huang, Qian
    Zhang, Yu
    Zheng, Jianing
    Shang, Gaoxing
    Chen, Gang
    ARTIFICIAL INTELLIGENCE, CICAI 2023, PT II, 2024, 14474 : 569 - 574
  • [6] A real-time global stereo-matching on FPGA
    Zha, Daolu
    Jin, Xi
    Xiang, Tian
    MICROPROCESSORS AND MICROSYSTEMS, 2016, 47 : 419 - 428
  • [7] FPGA-accelerated Active Shape Model for real-time people tracking
    Don, Yong
    Xu, Jinbo
    ADVANCES IN COMPUTER SYSTEMS ARCHITECTURE, PROCEEDINGS, 2007, 4697 : 268 - +
  • [8] Real-Time High-Definition Stereo Matching on FPGA
    Zhang, Lu
    Zhang, Ke
    Chang, Tian Sheuan
    Lafruit, Gauthier
    Kuzmanov, Georgi
    Verkest, Diederik
    FPGA 11: PROCEEDINGS OF THE 2011 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD PROGRAMMABLE GATE ARRAYS, 2011, : 55 - 64
  • [9] FPGA-accelerated deep neural network for real-time inversion of geosteering data
    Jin, Yuchen
    Wan, Qiyu
    Wu, Xuqing
    Fu, Xin
    Chen, Jiefu
    GEOENERGY SCIENCE AND ENGINEERING, 2023, 224
  • [10] Real-Time Dense Stereo Embedded in A UAV for Road Inspection
    Fan, Rui
    Jiao, Jianhao
    Pan, Jie
    Huang, Huaiyang
    Shen, Shaojie
    Liu, Ming
    2019 IEEE/CVF CONFERENCE ON COMPUTER VISION AND PATTERN RECOGNITION WORKSHOPS (CVPRW 2019), 2019, : 535 - 543