The research of shared memory communication technology based on avalon bus

被引:0
|
作者
Zou, Jia-shu [1 ]
Tong, Guo-xiang [1 ]
机构
[1] School of Optical-Electrical and Computer Engineering, University of Shanghai for Science and Technology, China
关键词
Communication efficiency - Communication technologies - Interprocess communication - Mailbox - Multi core - Process communication - Shared memory - UCOS-II;
D O I
10.4156/ijact.vol4.issue22.12
中图分类号
学科分类号
摘要
This paper researches the system of shared memory technology based on Avalon bus. According to the Avalon bus feature, combination of mailbox components and shared memory is adopted to build a hardware system for multi-processor communication. Then ucos-ii is transplanted to build a software environment of inter-process communication. Furthermore, in the level of process communication, system is to exchange data through operation system or mailbox core by checking processes' physical location. The features of software communication convenience and hardware communication efficiency in the whole system are combined to realize the communication between two processors by shared memory.
引用
收藏
页码:97 / 104
相关论文
共 50 条
  • [1] The Design and Simulation of IIC Communication SOPC Core Based on Avalon Bus
    Ji, Hongqiang
    Wang, Yabin
    Li, Xiaofeng
    Jia, Tao
    2015 International Conference on Computer Science and Mechanical Automation (CSMA), 2015, : 135 - 138
  • [2] Research and Development of Active Vibration Controller Based on Shared Memory Technology
    He H.
    Yang H.
    Zhou Y.
    Zhang K.
    Li P.
    He Z.
    Hedongli Gongcheng/Nuclear Power Engineering, 2021, 42 : 146 - 149
  • [3] A scheduling algorithm for bus-based shared memory multiprocessors
    Kang, OH
    Kim, SG
    CCCT 2003 VOL, 2, PROCEEDINGS: COMMUNICATIONS SYSTEMS, TECHNOLOGIES AND APPLICATIONS, 2003, : 1 - 3
  • [4] The research of distributed shared memory technology in power system
    Xu, Pan
    Zhuang, Weijin
    Li, Xinghua
    Liu, Jin
    Sun, Mingyang
    Huang, Longda
    Zhang, Hong
    Pan, Jiajia
    Zhang, Xu
    PROCEEDINGS OF 2017 IEEE 2ND INFORMATION TECHNOLOGY, NETWORKING, ELECTRONIC AND AUTOMATION CONTROL CONFERENCE (ITNEC), 2017, : 1309 - 1313
  • [5] Research on PCIe Bus Communication Based on NeoKylin
    Gu, Linsong
    Li, Li
    Hu, Xiaoguang
    Xiao, Jin
    Liu, Lei
    PROCEEDINGS OF THE 15TH IEEE CONFERENCE ON INDUSTRIAL ELECTRONICS AND APPLICATIONS (ICIEA 2020), 2020, : 1630 - 1634
  • [6] Research on Bus Communication Quality Based on Saber
    School of Mechanical Engineering, Beijing Institute of Technology, Beijing
    100081, China
    不详
    100081, China
    J Beijing Inst Technol Engl Ed, 1600, (97-105):
  • [7] A Research of Inter-process Communication Based on Shared Memory and Address-mapping
    Cheng, Xiao-hui
    Zhang, Liang
    2011 INTERNATIONAL CONFERENCE ON COMPUTER SCIENCE AND NETWORK TECHNOLOGY (ICCSNT), VOLS 1-4, 2012, : 111 - 114
  • [8] Design of a bus-based shared-memory multiprocessor DICE
    Lee, GH
    Quattlebaum, BW
    Cho, SY
    Kinney, LL
    MICROPROCESSORS AND MICROSYSTEMS, 1999, 22 (07) : 403 - 411
  • [9] Achieving high performance in bus-based shared memory multiprocessors
    Milenkovic, A
    IEEE CONCURRENCY, 2000, 8 (03): : 36 - 44
  • [10] Tabu search based on-chip communication bus synthesis for shared multi-bus based architecture
    Pandey, Sujan
    Utlu, Nurten
    Glesner, Manfred
    IFIP VLSI-SOC 2006: IFIP WG 10.5 INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION & SYSTEM-ON-CHIP, 2006, : 222 - +