Voltage dependent gate capacitance and its impact in estimating power and delay of CMOS digital circuits with low supply voltage

被引:0
|
作者
机构
[1] Nose, Koichi
[2] Chae, Soo-Ik
[3] Sakurai, Takayasu
来源
Nose, Koichi | 2000年 / IEEE, Piscataway卷
关键词
D O I
10.1109/lpe.2000.155286
中图分类号
学科分类号
摘要
引用
收藏
相关论文
共 50 条
  • [1] Voltage dependent gate capacitance and its impact in estimating power and delay of CMOS digital circuits with low supply voltage
    Nose, K
    Chae, S
    Sakurai, T
    ISLPED '00: PROCEEDINGS OF THE 2000 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2000, : 228 - 230
  • [2] Analysis of Delay Time in Subthreshold CMOS Circuits Operating at Ultra-Low Supply Voltage
    Jung, Seung-Min
    Saraya, Takuya
    Hiramoto, Toshiro
    2014 IEEE SILICON NANOELECTRONICS WORKSHOP (SNW), 2014,
  • [3] Robust Analytical Gate Delay Modeling for Low Voltage Circuits
    Ramalingam, Anand
    Kodakarat, Sreekumar V.
    Devgan, Anirudh
    Pan, David Z.
    ASP-DAC 2006: 11TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, PROCEEDINGS, 2006, : 61 - 66
  • [4] Back-gate forward bias method for low-voltage CMOS digital circuits
    Chen, MJ
    Ho, JS
    Huang, TH
    Yang, CH
    Jou, YN
    Wu, T
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1996, 43 (06) : 904 - 910
  • [5] Back-gate forward bias method for low-voltage CMOS digital circuits
    Natl Chiao-Tung Univ, Hsinchu, Taiwan
    IEEE Trans Electron Devices, 6 (904-910):
  • [6] A SURVEY OF LOW-VOLTAGE LOW-POWER TECHNIQUES AND CHALLENGES FOR CMOS DIGITAL CIRCUITS
    Hung, Yu-Cherng
    Shieh, Shao-Hui
    Tung, Chiou-Kou
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2011, 20 (01) : 89 - 105
  • [7] Ultra low-voltage/low-power digital floating-gate circuits
    Berg, Y
    Wisland, DT
    Lande, TS
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1999, 46 (07): : 930 - 936
  • [8] Extremely low supply voltage circuits based on quasi-floating gate supply voltage boosting
    Muñoz, F
    Lopez-Martin, A
    Carvajal, RG
    Ramirez-Angulo, J
    Torralba, A
    Kachare, M
    Palomo, B
    PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I: ANALOG CIRCUITS AND SIGNAL PROCESSING, 2003, : 817 - 820
  • [9] LOW-VOLTAGE SCALED CMOS AND BICMOS DIGITAL CIRCUITS
    BELLAOUAR, A
    EMBABI, SHK
    ELMASRY, MI
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1992, 39 (04) : 1005 - 1009
  • [10] Supply and threshold voltage scaling for low power CMOS
    Gonzalez, R
    Gordon, BM
    Horowitz, MA
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1997, 32 (08) : 1210 - 1216