Implementation of Data Driven Applications on a Multi-Context Reconfigurable Device

被引:0
|
作者
Uno, Masaki [1 ]
Shibata, Yuichiro [2 ]
Amano, Hideharu [1 ]
机构
[1] Department of Information Science, Keio University, Yokohama-shi 223-8522, Japan
[2] Department of Computer Sciences, Nagasaki University, Nagasaki-shi 852-8521, Japan
关键词
Algorithms - Data flow analysis - Microprocessor chips - Virtual reality;
D O I
暂无
中图分类号
学科分类号
摘要
WASMII is a virtual hardware system that executes dataflow algorithms using a dynamically reconfigurable multi-context device with a data driven control mechanism. Although the effectiveness of the system has been evaluated through simulations and using an emulator, implementation of WASMII was infeasible due to the unavailability of such a device. However, the first prototype of a practical dynamically reconfigurable multi-context device called DRL has been developed by NEC, and we developed a reconfigurable test bed using four sample DRL chips. On this board, we have implemented and executed some simple applications of WASMII mechanism. Evaluation results show that the performance of the parallel implementation of WASMII is almost twice as that of a PC with a CPU based on the corresponding technology.
引用
收藏
页码:841 / 849
相关论文
共 50 条
  • [1] Implementation of data driven applications on a multi-context reconfigurable device
    Uno, M
    Shibata, Y
    Amano, H
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2003, E86D (05): : 841 - 849
  • [2] A data scheduler for multi-context reconfigurable architectures
    Sanchez-Elez, M
    Fernández, M
    Hermida, R
    Maestre, R
    Kurdahi, F
    Bagherzadeh, N
    ISSS'01: 14TH INTERNATIONAL SYMPOSIUM ON SYSTEM SYNTHESIS, 2001, : 177 - 182
  • [3] A Complete Data Scheduler for multi-context reconfigurable architectures
    Sanchez-Elez, M
    Fernandez, M
    Maestre, R
    Hermida, R
    Bagherzadeh, N
    Kurdahi, FJ
    DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2002 PROCEEDINGS, 2002, : 547 - 552
  • [4] Implementation of a Partially Reconfigurable Multi-Context FPGA Based on Asynchronous Architecture
    Waidyasooriya, Hasitha Muthumala
    Hariyama, Masanori
    Kameyama, Michitaka
    IEICE TRANSACTIONS ON ELECTRONICS, 2009, E92C (04): : 539 - 549
  • [5] A framework for low energy data management in reconfigurable multi-context architectures
    Sanchez-Elez, M.
    Bagherzadeh, N.
    Hermida, R.
    JOURNAL OF SYSTEMS ARCHITECTURE, 2009, 55 (02) : 127 - 139
  • [6] Virtualizing hardware with multi-context reconfigurable arrays
    Enzler, R
    Plessl, C
    Platzner, M
    FIELD-PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS, 2003, 2778 : 151 - 160
  • [7] Fracturable DSP Block for Multi-context Reconfigurable Architectures
    Warrier, Rakesh
    Shreejith, Shanker
    Zhang, Wei
    Vun, Chan Hua
    Fahmy, Suhaib A.
    CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2017, 36 (07) : 3020 - 3033
  • [8] Fracturable DSP Block for Multi-context Reconfigurable Architectures
    Rakesh Warrier
    Shanker Shreejith
    Wei Zhang
    Chan Hua Vun
    Suhaib A. Fahmy
    Circuits, Systems, and Signal Processing, 2017, 36 : 3020 - 3033
  • [9] Design and Implementation of Multi-Context Rewriting Induction
    Sato, Haruhiko
    Kurihara, Masahito
    INTERNATIONAL MULTICONFERENCE OF ENGINEERS AND COMPUTER SCIENTISTS (IMECS 2010), VOLS I-III, 2010, : 350 - 355
  • [10] A Multi-Context Neural Core Design for Reconfigurable Neuromorphic Arrays
    Foshie, Adam Z.
    Chakraborty, Nishith N.
    Murray, John J.
    Fowler, Tanner J.
    Shawkat, Mst Shamim Ara
    Rose, Garrett S.
    2021 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI 2021), 2021, : 67 - 72