11.3.1 Formal Verification in System Design Process: From EFFBDs to Petri nets

被引:0
|
作者
Seidner, Charlotte [1 ]
Lerat, Jean-Philippe [1 ]
Roux, Olivier H. [2 ]
机构
[1] Sodius, 6 rue de Cornouaille BP 91941, Cedex 3, Nantes,44319, France
[2] IRCCyN, 1 rue de la Noë BP 92 101, Cedex 3, Nantes,44321, France
关键词
D O I
10.1002/j.2334-5837.2008.tb00877.x
中图分类号
学科分类号
摘要
引用
收藏
页码:1273 / 1283
相关论文
共 50 条
  • [1] Petri-nets for formal verification of MAC protocols
    Haines, R. J.
    Clemo, G. R.
    Munro, A. T. D.
    IET SOFTWARE, 2007, 1 (02) : 39 - 47
  • [2] Towards Embedded Systems Formal Verification Translation from SysML into Petri Nets
    Szmuc, Wojciech
    Szmuc, Tomasz
    PROCEEDINGS OF THE 25TH INTERNATIONAL CONFERENCE MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEM (MIXDES 2018), 2018, : 420 - 423
  • [3] Formal Translation from Reversing Petri Nets to Coloured Petri Nets
    Barylska, Kamila
    Gogolinska, Anna
    Mikulski, Lukasz
    Philippou, Anna
    Piatkowski, Marcin
    Psara, Kyriaki
    REVERSIBLE COMPUTATION, 2022, : 172 - 186
  • [4] An Automated Framework for Formal Verification of Timed Continuous Petri Nets
    Kloetzer, Marius
    Mahulea, Cristian
    Belta, Calin
    Silva, Manuel
    IEEE TRANSACTIONS ON INDUSTRIAL INFORMATICS, 2010, 6 (03) : 460 - 471
  • [5] Testable design verification using Petri nets
    Ruzicka, R
    EUROMICRO SYMPOSIUM ON DIGITAL SYSTEM DESIGN, PROCEEDINGS, 2003, : 304 - 311
  • [6] Formal verification of PLC-programs generated from signal interpreted Petri nets
    Mertke, T
    Frey, G
    2001 IEEE INTERNATIONAL CONFERENCE ON SYSTEMS, MAN, AND CYBERNETICS, VOLS 1-5: E-SYSTEMS AND E-MAN FOR CYBERNETICS IN CYBERSPACE, 2002, : 2700 - 2705
  • [7] FORMAL APPROACH BASED ON PETRI NETS FOR MODELING AND VERIFICATION OF VIDEO GAMES
    Barreto, Franciny M.
    Julia, Stephane
    COMPUTING AND INFORMATICS, 2021, 40 (01) : 216 - 248
  • [8] Formal Verification of UML State Machine Diagrams Using Petri Nets
    Lyazidi, Achraf
    Mouline, Salma
    NETWORKED SYSTEMS, NETYS 2019, 2019, 11704 : 67 - 74
  • [9] DESIGN AND VERIFICATION OF CONCURRENT SWITCHING SEQUENCES WITH PETRI NETS
    DESA, P
    PAIVA, S
    IEEE TRANSACTIONS ON POWER DELIVERY, 1990, 5 (04) : 1766 - 1772
  • [10] Design and verification of pipelined circuits with Timed Petri Nets
    Parrot, Remi
    Briday, Mikael
    Roux, Olivier H. H.
    DISCRETE EVENT DYNAMIC SYSTEMS-THEORY AND APPLICATIONS, 2023, 33 (01): : 1 - 24