共 15 条
- [1] SHOR P W., Polynomial-time algorithms for prime factorization and discrete logarithms on a quantum computer[J], SIAM Review, 41, 2, pp. 303-332, (1999)
- [2] ALAGIC G, ALPERIN-SHERIFF J, APON D, Et al., Status report on the second round of the NIST post-quantum cryptography standardization process, (2020)
- [3] ALAGIC G, ALPERIN-SHERIFF J, APON D, Et al., Status report on the first round of the NIST post-quantum cryptography standardization process
- [4] (2019)
- [5] BANERJEE U, UKYAB T S, CHANDRAKASAN A P., Sapphire: A configurable crypto-processor for post-quantum lattice-based protocols[J], IACR Transactions on Cryptographic Hardware and Embedded Systems, 2019, 4, pp. 17-61, (2019)
- [6] FRITZMANN T, SHARIF U, MULLER-GRITSCHNEDER D, Et al., Towards reliable and secure post-quantum coprocessors based on RISC-V[C], 2019 Design, Automation & Test in Europe Conference & Exhibition (DATE), pp. 1148-1153, (2019)
- [7] LIU Dongsheng, ZHAO Wending, LIU Zilong, Et al., Reconfigurable hardware design of multi-lanes number theoretic transform for lattice-based cryptography[J], Journal of Electronics & Information Technology, 44, 2, pp. 566-572, (2022)
- [8] FRITZMANN T, SIGL G, SEPULVEDA J., RISQ-V: Tightly coupled RISC-V accelerators for post-quantum cryptography, (2020)
- [9] LI Aobo, LIU Dongsheng, LI Xiang, Et al., A flexible instruction-based post-quantum cryptographic processor with modulus reconfigurable arithmetic unit for module LWR&E[C], 2022 IEEE Asian Solid-State Circuits Conference (A-SSCC), pp. 1-3, (2022)
- [10] ZHAO Yifan, XIE Ruiqi, XIN Guozhu, Et al., A high-performance domain-specific processor with matrix extension of RISC-V for module-LWE Applications[J], IEEE Transactions on Circuits and Systems I:Regular Papers, 69, 7, pp. 2871-2884, (2022)