600V Insulated Gate Bipolar Transistor Design for Improving Breakdown Voltage in Trench Floating P-Well Charge Storage Layer Gate Bipolar Transistor

被引:0
|
作者
Chan, Lee Chao [1 ]
Sheng, Kao Yi [1 ]
Keng, Yen Shih [1 ]
Rong, Xie Shang [1 ]
Tso, Chien Feng [1 ]
机构
[1] Feng Chia Univ, Dept ECE, Taichung, Taiwan
关键词
Insulated Gate Bipolar Transistors (IGBT); High-Voltage device (HV device); Technology computer aided design (TCAD);
D O I
10.1109/ICECC63398.2024.00016
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Insulated Gate Bipolar Transistors (IGBT) [1][2] play a crucial role in medium to high voltage switching applications and have undergone extensive development and improvement in their basic structures. Various technologies have been continually proposed to address the trade-off between turnoff losses and on-state voltage, including field stop IGBTs, Carrier Stored Trench Gate Bipolar Transistors (CSTBT) [3], and Gate Injection Enhanced Transistors (IEGT) [4].As IGBTs need to withstand high currents during conduction, an increase in on-state voltage results in higher power consumption, impacting not only energy efficiency but also posing challenges in terms of heat dissipation.Conventional CSTBT optimize carrier distribution in the drift region by adding a carrier storage layer beneath the P-Well, thereby increasing the on-state voltage. However, CSTBT are highly sensitive to the doping concentration of the carrier storage layer. An increase in doping concentration narrows the depletion region in the drift region under high-voltage conditions, simultaneously raising the electric field at the bottom of the gate, thus reducing the breakdown voltage of the device. To address this issue, this paper proposes a Carrier Stored Trench Gate Bipolar Transistor with a floating P-column. In this new structure, the breakdown mechanism of the superjunction[5] is influenced by charge balance rather than being constrained by the P-Well and the width of the depletion region in the drift region. This effectively enhances the breakdown voltage while maintaining a favorable on-state voltage for CSTBT. The study employs the simulation software ISE-TCAD for the analysis and investigation of various characteristics, comparing the proposed structure with traditional trench gate IGBT.
引用
收藏
页码:47 / 54
页数:8
相关论文
共 50 条
  • [1] 600V insulated-gate bipolar transistor with a trench MOS gate structure
    Harada, Masana
    Minato, Tadaharu
    Mitsubishi Electric Advance, 1994, 66 : 17 - 19
  • [2] A 600V INSULATED-GATE BIPOLAR-TRANSISTOR WITH A TRENCH MOS GATE STRUCTURE
    HARADA, M
    MINATO, T
    MITSUBISHI ELECTRIC ADVANCE, 1994, 66 : 17 - 19
  • [3] A new 1200 v punch through-insulated gate bipolar transistor with protection circuit employing lateral insulated gate bipolar transistor and floating p-well voltage sensing scheme
    Ji, In-Hwan
    Choi, Young-Hwan
    Jeon, Byung-Chul
    Lee, Seung-Chul
    Oh, Kwang-Hoon
    Yun, Chong-Man
    Han, Young-Hwan
    Lee, Byung-Chul
    Han, Min-Koo
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 2007, 46 (4B): : 2037 - 2040
  • [4] A new 600 V punch through-insulated gate bipolar transistor with the monolithic fault protection circuit using the floating p-well voltage detection
    Ji, In-Hwan
    Jeon, Byung-Chul
    Choi, Young-Hwan
    Ha, Min-Woo
    Han, Min-Koo
    Japanese Journal of Applied Physics, Part 1: Regular Papers and Short Notes and Review Papers, 2006, 45 (10 A): : 7587 - 7591
  • [5] A new 600 V punch through-insulated gate bipolar transistor with the monolithic fault protection circuit using the floating p-well voltage detection
    Ji, In-Hwan
    Jeon, Byung-Chul
    Choi, Young-Hwan
    Ha, Min-Woo
    Han, Min-Koo
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 2006, 45 (10A): : 7587 - 7591
  • [6] A novel high-voltage trench gate insulated gate bipolar transistor with diffusion remnant layer
    Zhang, Bin
    Han, Yan
    Zhang, Shifeng
    Zhu, Dazhong
    Zhang, Wei
    Wu, Huanting
    Liu, Fang
    IEICE ELECTRONICS EXPRESS, 2013, 10 (21):
  • [7] Insulated gate bipolar transistor with trench gate structure of accumulation channel
    Qian Mengliang
    Li Zehong
    Zhang Bo
    Li Zhaoji
    JOURNAL OF SEMICONDUCTORS, 2010, 31 (03)
  • [8] Insulated gate bipolar transistor with trench gate structure of accumulation channel
    钱梦亮
    李泽宏
    张波
    李肇基
    半导体学报, 2010, 31 (03) : 41 - 44
  • [9] Carrier stored trench-gate bipolar transistor with p-floating layer
    Ma Rongyao
    Li Zehong
    Hong Xin
    Zhang Bo
    JOURNAL OF SEMICONDUCTORS, 2010, 31 (02)
  • [10] Carrier stored trench-gate bipolar transistor with p-floating layer
    马荣耀
    李泽宏
    洪辛
    张波
    半导体学报, 2010, 31 (02) : 14 - 18