Analog and linearity performance analysis of ferroelectric vertical tunnel field effect transistor with and without source pocket

被引:1
|
作者
Singh, Ashish Kumar [1 ]
Kumar, Ramesh [1 ]
Maity, Heranmoy [2 ]
Singh, Prabhat [3 ]
Singh, Sarabdeep [4 ]
机构
[1] Chitkara Univ, Chitkara Univ Inst Engn & Technol, Dept CSE, Chandigarh, Punjab, India
[2] Pailan Coll Management & Technol, Deptartment ECE, Kolkata, India
[3] Dr B R Ambedkar Natl Inst Technol, Dept ECE, Jalandhar 144008, Punjab, India
[4] Model Inst Engn & Technol, Dept ECE, Jammu, India
关键词
band-to-band tunneling (BTBT); energy band diagram; ferroelectric oxide; ferroelectric VTFET; tunnel field effect transistor; GATE; MOSFET; DEVICE; FET; IMPACT;
D O I
10.1002/jnm.3274
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This study examines the electrical performance characteristics of a ferroelectric vertical tunnel field-effect transistor (TFET) with and without a source pocket (Si0.5Ge0.5). The incorporation of Germanium in the source of the TFET aims to enhance the on-current. The Silvaco TCAD simulation tool is utilized to simulate the proposed structure. To improve device performance, a ferroelectric layer with a vertical length is employed in the gate of the TFET. When the ferroelectric layer partially controls the channel region, device characteristics, such as on-current and subthreshold swing (SS) can be improved (i.e., ION = 15.21 x 10-5 A/mu m, ION/IOFF = 5.03 x 109, and a minimum SS of 20.87 mV/decade at 300 K). This article studied a comparison between ferroelectric vertical TFETs and nonferroelectric vertical TFETs, as well as ferroelectric vertical TFETs with and without source pockets. The comparison is done on the basis of DC and RF parameters. Analysis of this comparison represents that ferroelectric vertical TFET with source pocket has improved characteristics.
引用
收藏
页数:11
相关论文
共 50 条
  • [1] RF/Analog Performance Analysis of Electrostatically Doped Dual Pocket Vertical Tunnel Field Effect Transistor
    Bhattacharyya, Amit
    Banerjee, Madhusree
    Debnath, Papiya
    De, Debashis
    Chanda, Manash
    PROCEEDINGS OF 3RD IEEE CONFERENCE ON VLSI DEVICE, CIRCUIT AND SYSTEM (IEEE VLSI DCS 2022), 2022, : 215 - 219
  • [2] Impact of Pocket Layer on Linearity and Analog/RF Performance of InAs-GaSb Vertical Tunnel Field-Effect Transistor
    Saravanan, M.
    Parthasarathy, Eswaran
    JOURNAL OF ELECTRONIC MATERIALS, 2023, 52 (04) : 2772 - 2779
  • [3] Design and Analysis of Dual Source Vertical Tunnel Field Effect Transistor for High Performance
    Badgujjar, Soniya
    Wadhwa, Girish
    Singh, Shailendra
    Raj, Balwinder
    TRANSACTIONS ON ELECTRICAL AND ELECTRONIC MATERIALS, 2020, 21 (01) : 74 - 82
  • [4] Design and Analysis of Dual Source Vertical Tunnel Field Effect Transistor for High Performance
    Soniya Badgujjar
    Girish Wadhwa
    Shailendra Singh
    Balwinder Raj
    Transactions on Electrical and Electronic Materials, 2020, 21 : 74 - 82
  • [5] Linearity performance analysis of junctionless nanotube tunnel field effect transistor
    Anju
    Acharya, Bibhudendra
    Mishra, Guru Prasad
    MATERIALS TODAY-PROCEEDINGS, 2021, 43 : 3911 - 3915
  • [6] Impact of Pocket Layer on Linearity and Analog/RF Performance of InAs-GaSb Vertical Tunnel Field-Effect Transistor (vol 52, pg 2772, 2023)
    Saravanan, M.
    Parthasarathy, Eswaran
    JOURNAL OF ELECTRONIC MATERIALS, 2024, 53 (09) : 5738 - 5738
  • [7] A High-Performance Source-Pocket Tunnel Field-Effect Transistor
    Xu, Gaobo
    Yin, Huaxiang
    Xu, Qiuxia
    Tao, Guilong
    Wu, Zhenhua
    Bo, Jianhui
    Bi, Jinshun
    Li, Yongliang
    Zhou, Huajie
    Shang, Haiping
    Liu, Jinbiao
    Li, Junjie
    Xiong, Wenjuan
    Li, Junfeng
    Zhu, Huilong
    Zhao, Chao
    Wang, Wenwu
    2019 CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE (CSTIC), 2019,
  • [8] Performance Assessment of Electrostatically Doped Dual Pocket Vertical Tunnel Field-Effect Transistor
    Bhattacharyya, Amit
    Paul, Shaonli
    Debnath, Papiya
    De, Debashis
    Chanda, Manash
    MICRO AND NANOELECTRONICS DEVICES, CIRCUITS AND SYSTEMS, 2023, 904 : 227 - 238
  • [9] Effect of Pocket Doping and Annealing Schemes on the Source-Pocket Tunnel Field-Effect Transistor
    Jhaveri, Ritesh
    Nagavarapu, Venkatagirish
    Woo, Jason C. S.
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2011, 58 (01) : 80 - 86
  • [10] Performance Improvement of Tunnel Field Effect Transistor Using Double Pocket
    Ahmed, Syed Afzal
    Alam, Naushad
    JOURNAL OF NANOELECTRONICS AND OPTOELECTRONICS, 2019, 14 (08) : 1148 - 1157