Design and characterization of a novel low temperature wafer level bonding technology

被引:0
|
作者
Zhu, Chunsheng [1 ]
Zhang, Lichao [1 ]
Zhong, Jingxin [1 ]
机构
[1] PLA Strateg Support Force Informat Engn Univ, Zhengzhou, Peoples R China
来源
2023 24TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY, ICEPT | 2023年
关键词
3D integration; Wafer level bonding; Cu-Sn-In ternary system;
D O I
10.1109/ICEPT59018.2023.10492285
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
A wafer level bonding technology based on Cu-Sn-In ternary material system was investigated to realize low temperature 3D interconnections. The bonding process was dedicated designed and optimized. Experiments with different bonding temperature was conducted and compared and the lowest bonding temperature was 170 degrees C. The microstructure analysis indicated that bonding interface at 170 degrees C was composed of Cu/Cu-6(Sn,In)s/Cu and with temperature increasing, Cu-3(Sn,In)s phase would take form. The results of shear strength, pull test, electrical resistance and thermal cycling reliability test manifested that the bonding structure have sufficient bonding strength, good conductivity, and reliability for application.
引用
收藏
页数:4
相关论文
共 50 条
  • [1] Fabrication of CMUTs with a Low Temperature Wafer Bonding Technology
    Li, Zhikang
    Zhao, Libo
    Jiang, Zhuangde
    Li, Ping
    Hu, Yingjie
    Zhao, Yulong
    2015 IEEE SENSORS, 2015, : 1126 - 1129
  • [2] Low Temperature Direct Bonding for Hermetic Wafer level Packaging
    Nie, Lei
    Shi, Tielin
    Tang, Zirong
    Liu, Shiyuan
    Liao, Guanglan
    2009 4TH IEEE INTERNATIONAL CONFERENCE ON NANO/MICRO ENGINEERED AND MOLECULAR SYSTEMS, VOLS 1 AND 2, 2009, : 472 - 475
  • [3] Low Temperature Bonding with Wafer Level Nanocrystalline Cu Film
    Chiu, Wei-Lan
    Chiang, Chia-Wen
    Chang, Hsiang-Hung
    2021 INTERNATIONAL CONFERENCE ON ELECTRONICS PACKAGING (ICEP 2021), 2021, : 97 - 98
  • [4] Low temperature epoxy bonding for wafer level MEMS packaging
    Kim, Yong-Kook
    Kim, Eun-Kyung
    Kim, Soo-Won
    Ju, Byeong-Kwon
    SENSORS AND ACTUATORS A-PHYSICAL, 2008, 143 (02) : 323 - 328
  • [5] Low-temperature wafer-level transfer bonding
    Niklaus, F
    Enoksson, P
    Griss, P
    Kälvesten, E
    Stemme, G
    JOURNAL OF MICROELECTROMECHANICAL SYSTEMS, 2001, 10 (04) : 525 - 531
  • [6] A dynamic study for wafer-level bonding strength uniformity in low-temperature wafer bonding
    Zhang, XX
    Raskin, JP
    ELECTROCHEMICAL AND SOLID STATE LETTERS, 2005, 8 (10) : G268 - G270
  • [7] A low temperature, wafer level transfer integration technology
    Niklaus, F
    Enoksson, P
    Griss, P
    Kälvesten, E
    Stemme, G
    TRANSDUCERS '01: EUROSENSORS XV, DIGEST OF TECHNICAL PAPERS, VOLS 1 AND 2, 2001, : 1594 - 1597
  • [8] Low temperature wafer bonding
    Farrens, S
    SEMICONDUCTOR WAFER BONDING: SCIENCE, TECHNOLOGY, AND APPLICATIONS IV, 1998, 36 : 425 - 436
  • [9] Low Temperature Wafer Bonding for Wafer-Level 3D Integration
    Dragoi, V.
    Rebhan, B.
    Burggraf, J.
    Razek, N.
    2014 4TH IEEE INTERNATIONAL WORKSHOP ON LOW TEMPERATURE BONDING FOR 3D INTEGRATION (LTB-3D), 2014, : 9 - 9
  • [10] Characterization of low-temperature wafer bonding by infrared spectroscopy
    Milekhin, A
    Friedrich, M
    Hiller, K
    Wierner, M
    Gessner, T
    Zahn, DRT
    JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 2000, 18 (03): : 1392 - 1396