Memristor Crossbar Array with Enhanced Device Yield for In-Memory Vector-Matrix Multiplication

被引:3
|
作者
Kim, Tae-Hyeon [1 ]
Kim, Sungjoon [2 ]
Park, Jinwoo [3 ]
Youn, Sangwook [3 ]
Kim, Hyungjin [3 ,4 ]
机构
[1] Seoul Natl Univ Sci & Technol, Dept Semicond Engn, Seoul 01811, South Korea
[2] Seoul Natl Univ, Dept Elect & Comp Engn, Seoul 08826, South Korea
[3] Hanyang Univ, Div Mat Sci & Engn, Seoul 04763, South Korea
[4] Hanyang Univ, Dept Elect Engn, Seoul 04763, South Korea
关键词
memristor; resistive switching; crossbar array; high yield; in-memory computing; vector-matrixmultiplication; RRAM DEVICES;
D O I
10.1021/acsaelm.4c00199
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this work, we present a fabrication strategy for high-yield memristor crossbar arrays. Our approach uses an Al2O3/TiOx-based bilayer memristor with a combination of a dielectric and an oxygen reservoir layer. The fabrication process is optimized by controlling the thickness of the Al2O3 layer to decrease the forming voltage, thus reducing the possibility of device failure due to excessive current during the forming process. We also investigate yield trends by controlling the thickness and oxygen concentration of the TiOx layer, achieving a yield of over 98% under the optimal conditions. We then fabricate a memristor crossbar array under the optimized conditions and statistically characterize the devices in the array. As a compute-in-memory in-memory computing application, we develop a fully connected neural network for 5 x 5 image classification based on in-memory vector-matrix multiplication. By transferring the pretrained network to the crossbar array with an error of less than 5%, 100% classification accuracy can be experimentally achieved as a result of the inference measurement for 480 test images.
引用
收藏
页码:4099 / 4107
页数:9
相关论文
共 50 条
  • [1] Uncertainty Quantification of Memristor Crossbar Array for Vector Matrix Multiplication
    Kumar, Rohan
    Chordia, Aksh
    Aswani, A. R.
    James, Alex
    Tripathi, Jai Narayan
    SPI 2021: 25TH IEEE WORKSHOP ON SIGNAL AND POWER INTEGRITY, 2021,
  • [2] Digital in-memory stochastic computing architecture for vector-matrix multiplication
    Agwa, Shady
    Prodromakis, Themis
    FRONTIERS IN NANOTECHNOLOGY, 2023, 5
  • [3] In-Memory Binary Vector-Matrix Multiplication Based on Complementary Resistive Switches
    Ziegler, Tobias
    Waser, Rainer
    Wouters, Dirk J.
    Menzel, Stephan
    ADVANCED INTELLIGENT SYSTEMS, 2020, 2 (10)
  • [4] HYPERLOCK: In-Memory Hyperdimensional Encryption in Memristor Crossbar Array
    Cai, Jack
    Amirsoleimani, Amirali
    Genov, Roman
    2022 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 22), 2022, : 960 - 964
  • [5] Precision-extension technique for accurate vector-matrix multiplication with a CNT transistor crossbar array
    Kim, Sungho
    Lee, Yongwoo
    Kim, Hee-Dong
    Choi, Sung-Jin
    NANOSCALE, 2019, 11 (44) : 21449 - 21457
  • [6] A Novel Vector-matrix Multiplication (VMM) Architecture based on NAND Memory Array
    Kim, Suhyeon
    Baek, Myung-Hyun
    Hwang, Sungmin
    Jang, Taejin
    Park, Kyungchul
    Park, Byung-Gook
    JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2020, 20 (03) : 242 - 248
  • [7] In-Memory Vector-Matrix Multiplication in Monolithic Complementary Metal-Oxide-Semiconductor-Memristor Integrated Circuits: Design Choices, Challenges, and Perspectives
    Amirsoleimani, Amirali
    Alibart, Fabien
    Yon, Victor
    Xu, Jianxiong
    Pazhouhandeh, M. Reza
    Ecoffey, Serge
    Beilliard, Yann
    Genov, Roman
    Drouin, Dominique
    ADVANCED INTELLIGENT SYSTEMS, 2020, 2 (11)
  • [8] Experimental Assessment of Multilevel RRAM-Based Vector-Matrix Multiplication Operations for In-Memory Computing
    Quesada, Emilio Perez-Bosch
    Mahadevaiah, Mamathamba Kalishettyhalli
    Rizzi, Tommaso
    Wen, Jianan
    Ulbricht, Markus
    Krstic, Milos
    Wenger, Christian
    Perez, Eduardo
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2023, 70 (04) : 2009 - 2014
  • [9] In-Memory Set Operations on Memristor Crossbar
    Kishori, Kajal
    Pyne, Sumanta
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2023, 42 (12) : 5061 - 5071
  • [10] Towards an In-Memory Reconfiguration of Arithmetic Logical Unit using Memristor Crossbar Array
    Yadav, Dev Narayan
    Thangkhiew, P. L.
    2018 IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, COMPUTING AND COMMUNICATION TECHNOLOGIES (CONECCT), 2018,