RADAR: A Skew-Resistant and Hotness-Aware Ordered Index Design for Processing-in-Memory Systems

被引:1
|
作者
Hua, Yifan [1 ]
Zheng, Shengan [2 ]
Kong, Weihan [1 ]
Zhou, Cong [1 ]
Huang, Kaixin [1 ]
Ma, Ruoyan [1 ]
Huang, Linpeng [1 ]
机构
[1] Shanghai Jiao Tong Univ, Sch Elect Informat & Elect Engn, Shanghai 200240, Peoples R China
[2] Shanghai Jiao Tong Univ, Sch Elect Informat & Elect Engn, AI Inst, MoE,Key Lab Artificial Intelligence, Shanghai 200240, Peoples R China
基金
中国国家自然科学基金; 上海市自然科学基金;
关键词
Indexes; Parallel processing; Bandwidth; Random access memory; Aggregates; Throughput; Spaceborne radar; Processing-in-memory; ordered index; pointer chasing; load balance; index partition; ARCHITECTURE; LOCALITY;
D O I
10.1109/TPDS.2024.3424853
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Pointer chasing becomes the performance bottleneck for today's in-memory indexes due to the memory wall. Emerging processing-in-memory (PIM) technologies are promising to mitigate this bottleneck, by enabling low-latency memory access and aggregated memory bandwidth scaling with the number of PIM modules. Prior PIM-based indexes adopt a fixed granularity to partition the key space and maintain static heights of skiplist nodes among PIM modules to accelerate index operations on skiplist, neglecting the changes in skewness and hotness of data access patterns during runtime. In this article, we present RADAR, an innovative PIM-friendly skiplist that dynamically partitions the key space among PIM modules to adapt to varying skewness. An offline learning-based model is employed to catch hotness changes to adjust the heights of skiplist nodes. In multiple datasets, RADAR achieves up to 198.2x performance improvement and consumes 47.4% less memory than state-of-the-art designs on real PIM hardware.
引用
收藏
页码:1598 / 1614
页数:17
相关论文
共 9 条
  • [1] PIM-tree: A Skew-resistant Index for Processing-in-Memory
    Kang, Hongbo
    Zhao, Yiwei
    Blelloch, Guy E.
    Dhulipala, Laxman
    Gu, Yan
    McGuffey, Charles
    Gibbons, Phillip B.
    PROCEEDINGS OF THE VLDB ENDOWMENT, 2022, 16 (04): : 946 - 958
  • [2] PIM-trie: A Skew-resistant Trie for Processing-in-Memory
    Kang, Hongbo
    Zhao, Yiwei
    Blelloch, Guy E.
    Dhulipala, Laxman
    Gu, Yan
    McGuffey, Charles
    Gibbons, Phillip B.
    PROCEEDINGS OF THE 35TH ACM SYMPOSIUM ON PARALLELISM IN ALGORITHMS AND ARCHITECTURES, SPAA 2023, 2023, : 1 - 14
  • [3] HATree: A Hotness-Aware Tree Index with In-Node Hotspot Cache for NVM/DRAM-Based Hybrid Memory Architecture
    Liu, Gaocong
    Luo, Yongping
    Jin, Peiquan
    DATABASE SYSTEMS FOR ADVANCED APPLICATIONS, DASFAA 2022, PT I, 2022, : 560 - 568
  • [4] Reliability-Aware Training and Performance Modeling for Processing-In-Memory Systems
    Sun, Hanbo
    Zhu, Zhenhua
    Cai, Yi
    Zeng, Shulin
    Qiu, Kaizhong
    Wang, Yu
    Yang, Huazhong
    2021 26TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2021, : 847 - 852
  • [5] DDAM: Data Distribution-Aware Mapping of CNNs on Processing-In-Memory Systems
    Wang, Junpeng
    Du, Haitao
    Ding, Bo
    Xu, Qi
    Chen, Song
    Kang, Yi
    ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2023, 28 (03)
  • [6] Design trade-offs in floating-point unit implementation for embedded and processing-in-memory systems
    Kwon, TJ
    Sondeen, J
    Draper, J
    2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 3331 - 3334
  • [7] Design and Implementation of a Hybrid, ADC/DAC-Free, Input-Sparsity-Aware, Precision Reconfigurable RRAM Processing-in-Memory Chip
    Wang J.
    Zhang T.
    Liu S.
    Liu Y.
    Wu Y.
    Hu S.
    Chen T.
    Liu Y.
    Yang Y.
    Huang R.
    IEEE Journal of Solid-State Circuits, 2024, 59 (02) : 595 - 604
  • [8] Using a Complementary Emulation-Simulation Co-Design Approach to Assess Application Readiness for Processing-in-Memory Systems
    Stelle, George
    Olivier, Stephen L.
    Stark, Dylan
    Rodrigues, Arun F.
    Hemmert, K. Scott
    2014 HARDWARE-SOFTWARE CO-DESIGN FOR HIGH PERFORMANCE COMPUTING (CO-HPC), 2014, : 64 - 71
  • [9] System-Level Exploration Tool for Energy-Aware Memory Management in the Design of Multidimensional Signal Processing Systems
    Balasa, Florin
    Luican, Ilie I.
    Zhu, Hongwei
    Nasui, Doru V.
    PROCEEDINGS OF THE ASP-DAC 2009: ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 2009, 2009, : 443 - +