共 9 条
- [1] PIM-tree: A Skew-resistant Index for Processing-in-Memory PROCEEDINGS OF THE VLDB ENDOWMENT, 2022, 16 (04): : 946 - 958
- [2] PIM-trie: A Skew-resistant Trie for Processing-in-Memory PROCEEDINGS OF THE 35TH ACM SYMPOSIUM ON PARALLELISM IN ALGORITHMS AND ARCHITECTURES, SPAA 2023, 2023, : 1 - 14
- [3] HATree: A Hotness-Aware Tree Index with In-Node Hotspot Cache for NVM/DRAM-Based Hybrid Memory Architecture DATABASE SYSTEMS FOR ADVANCED APPLICATIONS, DASFAA 2022, PT I, 2022, : 560 - 568
- [4] Reliability-Aware Training and Performance Modeling for Processing-In-Memory Systems 2021 26TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2021, : 847 - 852
- [6] Design trade-offs in floating-point unit implementation for embedded and processing-in-memory systems 2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 3331 - 3334
- [8] Using a Complementary Emulation-Simulation Co-Design Approach to Assess Application Readiness for Processing-in-Memory Systems 2014 HARDWARE-SOFTWARE CO-DESIGN FOR HIGH PERFORMANCE COMPUTING (CO-HPC), 2014, : 64 - 71
- [9] System-Level Exploration Tool for Energy-Aware Memory Management in the Design of Multidimensional Signal Processing Systems PROCEEDINGS OF THE ASP-DAC 2009: ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 2009, 2009, : 443 - +