QR-PULP: Streamlining QR Decomposition for RISC-V Parallel Ultra-Low-Power Platforms

被引:0
|
作者
Kiamarzi, Amirhossein [1 ]
Rossi, Davide [1 ]
Tagliavini, Giuseppe [1 ]
机构
[1] Univ Bologna, Bologna, Italy
关键词
QR decomposition; parallel algorithms; ultra-low-power computing;
D O I
10.1145/3649153.3649210
中图分类号
TP39 [计算机的应用];
学科分类号
081203 ; 0835 ;
摘要
QR decomposition is a numerical method used in many applications from the High-Performance Computing (HPC) domain to embedded systems. This broad spectrum of applications has drawn academic and commercial attention to developing many software libraries and domain-specific hardware solutions. In the Internet of Things (IoT) domain, multicore Parallel Ultra-Low-Power (PULP) architectures are emerging as energy-efficient alternatives, outperforming conventional single-core devices by coupling parallel processing with near-threshold computing. To the best of the authors' knowledge, our study introduces the first parallelized and optimized implementation of three distinct QR decomposition methods (Givens rotations, Gram-Schmidt process, and Householder transformation) on GAP-9, a commercial embodiment of the PULP architecture. Parallel execution on the 8-core cluster leads to a reduction in the total number of cycles by 241% for Givens rotations, 470% for Gram-Schmidt, and 567% for Householder, compared to the GAP9 1-core scenario. while each of them only consumes 0.013 mJ, 0.012 mJ, and 0.216 mJ, respectively. Compared to traditional single-core architectures based on ARM architectures, we achieve 8x, 24x, and 30x better performance and 36x, 35x, and 30x better energy efficiency, paving the way for broad adoption of complex linear algebra tasks in the IoT domain.
引用
收藏
页码:147 / 154
页数:8
相关论文
共 13 条
  • [1] PULP-NN: accelerating quantized neural networks on parallel ultra-low-power RISC-V processors
    Garofalo, Angelo
    Rusci, Manuele
    Conti, Francesco
    Rossi, Davide
    Benini, Luca
    PHILOSOPHICAL TRANSACTIONS OF THE ROYAL SOCIETY A-MATHEMATICAL PHYSICAL AND ENGINEERING SCIENCES, 2020, 378 (2164):
  • [2] HULK-V: a Heterogeneous Ultra-low-power Linux capable RISC-V SoC
    Valente, Luca
    Tortorella, Yvan
    Sinigaglia, Mattia
    Tagliavini, Giuseppe
    Capotondi, Alessandro
    Benini, Luca
    Rossi, Davide
    2023 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, DATE, 2023,
  • [3] Epileptic Seizure Detection on an Ultra-Low-Power Embedded RISC-V Processor Using a Convolutional Neural Network
    Bahr, Andreas
    Schneider, Matthias
    Francis, Maria
    Lehmann, Hendrik
    Barg, Igor
    Buschhoff, Anna-Sophia
    Wulff, Peer
    Strunskus, Thomas
    Faupel, Franz
    BIOSENSORS-BASEL, 2021, 11 (07):
  • [4] Slow and Steady Wins the Race? A Comparison of Ultra-Low-Power RISC-V Cores for Internet-of-Things Applications
    Schiavone, Pasquale Davide
    Conti, Francesco
    Rossi, Davide
    Gautschi, Michael
    Pullini, Antonio
    Flamand, Eric
    Benini, Luca
    2017 27TH INTERNATIONAL SYMPOSIUM ON POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION (PATMOS), 2017,
  • [5] PULP-NN: A Computing Library for Quantized Neural Network inference at the edge on RISC-V Based Parallel Ultra Low Power Clusters
    Garofalo, Angelo
    Rusci, Manuele
    Conti, Francesco
    Rossi, Davide
    Benini, Luca
    2019 26TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS (ICECS), 2019, : 33 - 36
  • [6] Developing an Ultra-low Power RISC-V Processor for Anomaly Detection
    Park, Jina
    Choi, Eunjin
    Lee, Kyungwon
    Lee, Jae-Jin
    Han, Kyuseung
    Lee, Woojoo
    2023 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, DATE, 2023,
  • [7] A RISC-V MCU with adaptive reverse body bias and ultra-low-power retention mode in 22 nm FD-SOI
    Bauer, Heiner
    Stolba, Marco
    Scholze, Stefan
    Walter, Dennis
    Mayr, Christian
    Oefelein, Alexander
    Hoeppner, Sebastian
    Scharfe, Andre
    Schraut, Flo
    Eisenreich, Holger
    2023 20TH INTERNATIONAL SOC DESIGN CONFERENCE, ISOCC, 2023, : 67 - 68
  • [8] A RISC-V ISA Extension for Ultra-Low Power IoT Wireless Signal Processing
    Amor, Hela Belhadj
    Bernier, Carolynn
    Prikryl, Zdenek
    IEEE TRANSACTIONS ON COMPUTERS, 2022, 71 (04) : 766 - 778
  • [9] Parallelizing Optical Flow Estimation on an Ultra-Low Power RISC-V Cluster for Nano-UAV Navigation
    Kuhne, Jonas
    Magno, Michele
    Benini, Luca
    2022 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 22), 2022, : 301 - 305
  • [10] Day-Night architecture: Development of an ultra-low power RISC-V processor for wearable anomaly detection
    Choi, Eunjin
    Park, Jina
    Lee, Kyeongwon
    Lee, Jae-Jin
    Han, Kyuseung
    Lee, Woojoo
    JOURNAL OF SYSTEMS ARCHITECTURE, 2024, 152