A Smart Silicon Carbide LED Driver IC With Integrated Dual-Level Condition-Monitoring Mechanism

被引:0
|
作者
Huang, Yuanqing [1 ]
Ma, D. Brian [1 ]
机构
[1] Univ Texas Dallas, Dept Elect & Comp Engn, Richardson, TX 75080 USA
关键词
Dual-level condition monitoring; gate oxide degradation; LED driver; package degradation; silicon carbide (SiC) power device; GATE-OXIDE DEGRADATION; SIC MOSFETS;
D O I
10.1109/TPEL.2024.3358634
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
To address ever-mounting reliability challenges faced by silicon carbide (SiC) power devices, this article develops an innovative dual-level condition-monitoring mechanism aimed at bolstering the robustness of power circuits. This monitoring mechanism is structured to scrutinize both chip and package levels. It also introduces an in-situ reliability-aware modulator to evaluate chip-level degradation precursor T-ON , package-level aging precursor dynamic on-resistance r(DS_ON), and the device's end-of-failure indicator I(GSS )jointly. From a circuit design perspective, an integrated gate-driving module incorporates functions for T-ON and I-GSS extraction seamlessly, allowing for intelligent self-sensing with minimal design complexity. To validate the efficacy of these research endeavors, an SiC LED driver integrated circuit (IC) prototype was developed on a 180-nm HV bipolar-CMOS-DMOS process, with an active die area of 1.12 mm(2) . The IC facilitates a power converter with up to 600 V input voltage, which efficiently regulates a nominal LED current of 300 mA at a maximum switching frequency of 500 kHz and delivers a maximum output power of 150 W. In comparison to its silicon-based counterpart, the SiC power converter operates at lower junction temperature, thereby enhancing thermal management capacity by around 16%. The integrated gate driver and the in-situ reliability-aware modulator occupy a mere 0.17 mm(2) of die area. The work successfully demonstrates consistent monitoring of both chip and package-related degradations, showcasing variations of 11.7% and 3.8%, respectively. It offers a highly cost-effective solution for mitigating the reliability challenges linked to SiC devices for high-performance power applications.
引用
收藏
页码:6246 / 6255
页数:10
相关论文
共 4 条
  • [1] Dual-level LVDS technique for lines by half of reducing the data transmission LCD driver IC
    Kim, DH
    Yang, SH
    Cho, KR
    ESSCIRC 2004: PROCEEDINGS OF THE 30TH EUROPEAN SOLID-STATE CIRCUITS CONFERENCE, 2004, : 319 - 322
  • [2] Dual-level LVDS technique for reducing data transmission lines in half in LCD driver IC's
    Kim, Doo-Hwan
    Yang, Sung-Hyun
    Cho, Kyoung-Rok
    IEICE TRANSACTIONS ON ELECTRONICS, 2008, E91C (01) : 72 - 80
  • [3] A Dual-Output Integrated LLC Resonant Controller and LED Driver IC with PLL-Based Automatic Duty Control
    Kim, HongJin
    Kim, SoYoung
    Lee, Kang-Yoon
    JOURNAL OF POWER ELECTRONICS, 2012, 12 (06) : 886 - 894
  • [4] Motor current signature analysis for gearbox condition monitoring under transient speeds using wavelet analysis and dual-level time synchronous averaging
    Bravo-Imaz, Inaki
    Ardakani, Hossein Davari
    Liu, Zongchang
    Garcia-Arribas, Alfredo
    Arnaiz, Aitor
    Lee, Jay
    MECHANICAL SYSTEMS AND SIGNAL PROCESSING, 2017, 94 : 73 - 84