Piezoresistive sensitivity enhancement below threshold voltage in sub-5 nm node using junctionless multi-nanosheet FETs

被引:1
|
作者
Kumar, Nitish [1 ]
Joshi, Khanjan [1 ]
Gupta, Ankur [1 ]
Singh, Pushpapraj [1 ]
机构
[1] Indian Inst Technol, Ctr Appl Res Elect, Delhi, India
关键词
strain silicon; junctionless multi-nanosheet FETs; piezoresistivity; uniform mechanical stress; tunable sensitivity; ELECTRON-MOBILITY MODEL; SENSING PERFORMANCE; NANOWIRE;
D O I
10.1088/1361-6528/ad4cf1
中图分类号
TB3 [工程材料学];
学科分类号
0805 ; 080502 ;
摘要
In this paper, the piezoresistive sensitivity is enhanced by applying uniform mechanical stress (MS) on the multi-nanosheet (NS) channels of sub-5 nm junctionless field-effect transistors. The piezoresistivity of the sensing device is boosted by narrowing channel conductivity using low gate biasing and reducing physical channel width, resulting in the maximum (similar to 6 times higher) sensitivity observed in the subthreshold regime compared to the ON-state condition. In addition, the sensitivity is extensively increased by similar to 30.3% near the threshold voltage with horizontally multi-NS stacking due to the uniform MS distribution on the multi-NS channels, which can sense slight deflection of pressure on the circular diaphragm. These results show that the tunable sensitivity of junctionless multi-channel devices is superior to the inversion mode, a consequence of the less scattering effect, better thermal stability, and low electronic noise.
引用
收藏
页数:7
相关论文
共 23 条
  • [1] Dielectric Material and Thermal Optimization in Sidewall Spacer Design for Junctionless Nanosheet FETs at Sub-5 nm Technology Node: An Insight into Device and Circuit Performance
    Indhur, Vanitha
    Dupati, Uma Maheshwari
    Lakkarasu, Manasa
    Sanga, Sravya
    Valasa, Sresta
    Kotha, Venkata Ramakrishna
    Bhukya, Sunitha
    Vadthiya, Narendar
    Vadthya, Bheemudu
    Malishetty, Narendar
    Maheshwaram, Satish
    ECS JOURNAL OF SOLID STATE SCIENCE AND TECHNOLOGY, 2024, 13 (10)
  • [2] Self-Heating Mapping of the Experimental Device and Its Optimization in Advance Sub-5 nm Node Junctionless Multi-Nanowire FETs
    Kumar, Nitish
    Pali, Shraddha
    Gupta, Ankur
    Singh, Pushpapraj
    IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2024, 24 (01) : 33 - 40
  • [3] Performance Evaluation of Spacer Dielectric Engineered Vertically Stacked Junctionless Nanosheet FET for Sub-5 nm Technology Node
    Valasa, Sresta
    Tayal, Shubham
    Thoutam, Laxman Raju
    ECS JOURNAL OF SOLID STATE SCIENCE AND TECHNOLOGY, 2022, 11 (09)
  • [4] Device and Circuit Exploration of Multi-Nanosheet Transistor for Sub-3 nm Technology Node
    Seon, Yoongeun
    Chang, Jeesoo
    Yoo, Changhyun
    Jeon, Jongwook
    ELECTRONICS, 2021, 10 (02) : 1 - 14
  • [5] Sensitivity of Source/Drain Critical Dimension Variations for Sub-5-nm Node Fin and Nanosheet FETs
    Yoon, Jun-Sik
    Jeong, Jinsu
    Lee, Seunghwan
    Baek, Rock-Hyun
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2020, 67 (01) : 258 - 262
  • [6] Quantum Transport Investigation of Threshold Voltage Variability in Sub-10 nm Junctionless Si Nanowire FETs
    Berrada, Salim
    Lee, Jaehyun
    Carrillo-Nunez, Hamilton
    Medina-Bailon, Cristina
    Adamu-Lema, Fikru
    Georgiev, Vihar
    Asenov, Pr Asen
    2018 INTERNATIONAL CONFERENCE ON SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES (SISPAD 2018), 2018, : 244 - 247
  • [7] Reduction of Process Variations for Sub-5-nm Node Fin and Nanosheet FETs Using Novel Process Scheme
    Yoon, Jun-Sik
    Lee, Seunghwan
    Lee, Junjong
    Jeong, Jinsu
    Yun, Hyeok
    Baek, Rock-Hyun
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2020, 67 (07) : 2732 - 2737
  • [8] Characterization and optimization of junctionless gate-all-around vertically stacked nanowire FETs for sub-5 nm technology nodes
    Sreenivasulu, V. Bharath
    Narendar, Vadthiya
    MICROELECTRONICS JOURNAL, 2021, 116
  • [9] Optimization of nanosheet number and width of multi-stacked nanosheet FETs for sub-7-nm node system on chip applications
    Yoon, Jun-Sik
    Jeong, Jinsu
    Lee, Seunghwan
    Baek, Rock-Hyun
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2019, 58 (SB)
  • [10] Comprehensive performance enhancement of a negative-capacitance nanosheet field-effect transistor with a steep sub-threshold swing at the sub-5-nm node
    Lu, Weifeng
    Chen, Xianlong
    Liu, Bo
    Xie, Ziqiang
    Guo, Mengxue
    Zhao, Mengjie
    MICROELECTRONICS JOURNAL, 2022, 120