共 50 条
- [22] Elimination of Pinhole Defects in Self-Aligned Double Patterning Process by using Bias Pulsed Plasma 2024 35TH ANNUAL SEMI ADVANCED SEMICONDUCTOR MANUFACTURING CONFERENCE, ASMC, 2024,
- [24] Interconnect Stack using Self-Aligned Quad and Double Patterning for 10nm High Volume Manufacturing 2018 IEEE INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE (IITC), 2018, : 144 - 147
- [25] Novel Clean Concept of Advanced Patterning Film (Amorphous Carbon) for Beyond 2xnm Generation Self-Aligned Double-Patterning (SADP) Process SILICON COMPATIBLE MATERIALS, PROCESSES, AND TECHNOLOGIES FOR ADVANCED INTEGRATED CIRCUITS AND EMERGING APPLICATIONS 4, 2014, 61 (03): : 67 - 71
- [26] Simulation of spacer-based SADP (Self-Aligned Double Patterning) for 15nm half pitch OPTICAL MICROLITHOGRAPHY XXVI, 2013, 8683
- [28] Optimization of Self-Aligned Double Patterning (SADP)-compliant layout designs using pattern matching for sub-20nm metal routing DESIGN-PROCESS-TECHNOLOGY CO-OPTIMIZATION FOR MANUFACTURABILITY XI, 2017, 10148
- [29] CD uniformity improvement on the self-aligned spacer double-patterning process by resist material modification ADVANCES IN RESIST MATERIALS AND PROCESSING TECHNOLOGY XXIX, 2012, 8325
- [30] Spectral analysis of the linewidth and line edge roughness transfer during a self-aligned double patterning process ADVANCED ETCH TECHNOLOGY FOR NANOPATTERNING IV, 2015, 9428