Extreme UV Self-Aligned Double Patterning process optimization for BEOL interconnections on 3nm nodes and beyond

被引:0
|
作者
Montero, D. [1 ]
Buccheri, N. [1 ]
Lin, Q. [1 ]
Roy, S. [1 ]
Paolillo, S. [1 ]
Wu, C. [1 ]
Hermans, Y. [1 ]
Decoster, S. [1 ]
Baudemprez, B. [1 ]
Finoulst, J. F. [1 ]
Lazzarino, F. [1 ]
Park, S. [1 ]
Tokei, Z. [1 ]
机构
[1] IMEC, Kapeldreef 75, B-3001 Leuven, Belgium
来源
ADVANCED ETCH TECHNOLOGY AND PROCESS INTEGRATION FOR NANOPATTERNING XIII | 2024年 / 12958卷
关键词
EUV; multipatterning; self-aligned double patterning (SADP); pitch walking; 3nm node; unbiased roughness;
D O I
10.1117/12.3010454
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
Microchip downscaling has been one of the main drivers on the semiconductor industry to enable faster, more efficient, and compact microchips, greatly broadening their range of applications, like the Internet of Things, smart mobility, artificial intelligence and 5G, among others. Aside from transistor scaling, the Back End of Line (BEOL) interconnection network, which transfers power and signals from and into the transistors, must also be scaled down consequently. The scaling requirements have surpassed the maximum resolution achievable by any lithographic technique by solely relying on direct printing. In the case of low numerical aperture, Extreme UV (low NA EUV), the most advanced, commercially available lithography technology, printing line/space structures below pitch 30 nm (P30) is extremely challenging [1]. However, 3nm and newer nodes require BEOL line space structures with P26 nm or narrower, in particular for the M2 layer. It is here where multipatterning techniques come into play. Self-Aligned multipatterning techniques allow to divide by a factor of two (double patterning, SADP), four (quadruple patterning, SAQP) or even eight (octuple patterning, SAOP) the pitch printed at lithography level, easing the lithography requirements [2]. However, with multipatterning, there comes a risk that not all interconnect lines would be patterned with equal dimensions, which would introduce resistance and capacitance variations across lines that theoretically should be equivalent. Hence, all multipatterning techniques require a precise control of each of the fabrication steps to guarantee that all lines and spaces present the same dimensions, i.e., a balanced patterning with no pitch walking. The target of our work is to find the fabrication parameters that lead to the lowest pitch walking, roughness and defectivity conditions on EUV SADP patterning (eSADP) at P21 nm structures with 10.5 nm metal line Critical Dimension (CD). Thus, we carried out a set of experiments where the printed lithography line CD and the spacer thickness values are swept on 300 mm silicon wafers. Then, we analyze the patterning performance at different stages of fabrication to see the evolution of line and space CDs, roughness and defectivity values to determine the best candidate for P21 nm eSADP patterning.
引用
收藏
页数:17
相关论文
共 50 条
  • [21] Fabrication of sub-20 nm patterns using dopamine chemistry in self-aligned double patterning
    Li, Yinyong
    Choi, Jaewon
    Sun, Zhiwei
    Russell, Thomas P.
    Carter, Kenneth R.
    NANOSCALE, 2018, 10 (44) : 20779 - 20784
  • [22] Elimination of Pinhole Defects in Self-Aligned Double Patterning Process by using Bias Pulsed Plasma
    Lien, Wan-Ping
    Ye, Jeff J.
    Wu, You-Shen
    Chiu, Ruby
    Wu, Becky
    2024 35TH ANNUAL SEMI ADVANCED SEMICONDUCTOR MANUFACTURING CONFERENCE, ASMC, 2024,
  • [23] DUV inspection and defect origin analysis for 22nm spacer self-aligned double-patterning
    Montal, Ofir
    Dotan, Kfir
    Mebarki, Bencherki
    Cai, Man-ping
    Ngai, Chris
    SOLID STATE TECHNOLOGY, 2010, 53 (07) : 16 - 18
  • [24] Interconnect Stack using Self-Aligned Quad and Double Patterning for 10nm High Volume Manufacturing
    Yeoh, A.
    Madhavan, A.
    Kybert, N.
    Anand, S.
    Shin, J.
    Asoro, M.
    Samarajeewa, S.
    Steigerwald, J.
    Ganpule, C.
    Buehler, M.
    Tripathi, A.
    Souw, V.
    Haran, M.
    Nigam, S.
    Chikarmane, V.
    Yashar, P.
    Mule, T.
    Wu, Y-H.
    Lee, K-S.
    Aykol, M.
    Marla, K.
    Sinha, P.
    Kirby, S.
    Hiramatsu, H.
    Han, W.
    Mori, M.
    Sharma, M.
    Jeedigunta, H.
    Sprinkle, M.
    Pelto, C.
    Tanniru, M.
    Leatherman, G.
    Fischer, K.
    Post, I.
    Auth, C.
    2018 IEEE INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE (IITC), 2018, : 144 - 147
  • [25] Novel Clean Concept of Advanced Patterning Film (Amorphous Carbon) for Beyond 2xnm Generation Self-Aligned Double-Patterning (SADP) Process
    Tai, Hsin
    Liao, Y. M.
    Liu, W. T.
    Peng, W. C.
    Ying, T. H.
    SILICON COMPATIBLE MATERIALS, PROCESSES, AND TECHNOLOGIES FOR ADVANCED INTEGRATED CIRCUITS AND EMERGING APPLICATIONS 4, 2014, 61 (03): : 67 - 71
  • [26] Simulation of spacer-based SADP (Self-Aligned Double Patterning) for 15nm half pitch
    Robertson, Stewart
    Wong, Patrick
    Versluijs, Janko
    Wiaux, Vincent
    OPTICAL MICROLITHOGRAPHY XXVI, 2013, 8683
  • [27] Self-Aligned Double Patterning Aware Pin Access and Standard Cell Layout Co-Optimization
    Xu, Xiaoqing
    Cline, Brian
    Yeric, Greg
    Yu, Bei
    Pan, David Z.
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2015, 34 (05) : 699 - 712
  • [28] Optimization of Self-Aligned Double Patterning (SADP)-compliant layout designs using pattern matching for sub-20nm metal routing
    Wang, Lynn T. -N.
    Schroeder, Uwe Paul
    Madhavan, Sriram
    DESIGN-PROCESS-TECHNOLOGY CO-OPTIMIZATION FOR MANUFACTURABILITY XI, 2017, 10148
  • [29] CD uniformity improvement on the self-aligned spacer double-patterning process by resist material modification
    Ohmori, Katsumi
    Motoike, Naoto
    Yaegashi, Hidetami
    Oyama, Kenichi
    ADVANCES IN RESIST MATERIALS AND PROCESSING TECHNOLOGY XXIX, 2012, 8325
  • [30] Spectral analysis of the linewidth and line edge roughness transfer during a self-aligned double patterning process
    Dupuy, E.
    Pargon, E.
    Fouchier, M.
    Grampeix, H.
    Pradelles, J.
    Darnon, M.
    Pimenta-Barros, P.
    Barnola, S.
    Joubert, O.
    ADVANCED ETCH TECHNOLOGY FOR NANOPATTERNING IV, 2015, 9428