High-order masking of NTRU

被引:0
|
作者
Coron J.-S. [1 ]
Gérard F. [1 ]
Trannoy M. [1 ,2 ]
Zeitoun R. [2 ]
机构
[1] IDEMIA, Cryptography & Security Labs, Courbevoie
关键词
High-order masking; lattice-based cryptography; NTRU;
D O I
10.46586/tches.v2023.i2.180-211
中图分类号
学科分类号
摘要
The main protection against side-channel attacks consists in computing every function with multiple shares via the masking countermeasure. While the masking countermeasure was originally developed for securing block-ciphers such as AES, the protection of lattice-based cryptosystems is often more challenging, because of the diversity of the underlying algorithms. In this paper, we introduce new gadgets for the high-order masking of the NTRU cryptosystem, with security proofs in the classical ISW probing model. We then describe the first fully masked implementation of the NTRU Key Encapsulation Mechanism submitted to NIST, including the key generation. To assess the practicality of our countermeasures, we provide a concrete implementation on ARM Cortex-M3 architecture, and eventually a t-test leakage evaluation. © 2023, Ruhr-University of Bochum. All rights reserved.
引用
收藏
页码:180 / 211
页数:31
相关论文
共 50 条
  • [1] Improved Gadgets for the High-Order Masking of Dilithium
    Coron J.-S.
    Gérard F.
    Trannoy M.
    Zeitoun R.
    IACR Transactions on Cryptographic Hardware and Embedded Systems, 2023, 2023 (04): : 110 - 145
  • [2] An Efficient High-Order Masking of AES using SIMD
    Miyajan, Abdulaziz
    Shi, Zhijie
    Huang, Chun-Hsi
    Al-Somani, Turki F.
    2015 TENTH INTERNATIONAL CONFERENCE ON COMPUTER ENGINEERING & SYSTEMS (ICCES), 2015, : 363 - 368
  • [3] High-Order Masking of Lattice Signatures in Quasilinear Time
    del Pino, Rafael
    Prest, Thomas
    Rossi, Melissa
    Saarinen, Markku-Juhani O.
    2023 IEEE SYMPOSIUM ON SECURITY AND PRIVACY, SP, 2023, : 1168 - 1185
  • [4] High-Order Conversion from Boolean to Arithmetic Masking
    Coron, Jean-Sebastien
    CRYPTOGRAPHIC HARDWARE AND EMBEDDED SYSTEMS - CHES 2017, 2017, 10529 : 93 - 114
  • [5] High-order Polynomial Comparison and Masking Lattice-based Encryption
    Coron, Jean-Sébastien
    Gérard, François
    Montoya, Simon
    Zeitoun, Rina
    IACR Transactions on Cryptographic Hardware and Embedded Systems, 2022, 2023 (01): : 153 - 192
  • [6] A Low-Latency High-Order Arithmetic to Boolean Masking Conversion
    Liu J.
    Zhao C.
    Peng S.
    Yang B.
    Zhao H.
    Han X.
    Zhu M.
    Wei S.
    Liu L.
    IACR Transactions on Cryptographic Hardware and Embedded Systems, 2024, 2024 (02): : 630 - 653
  • [7] Mask Compression: High-Order Masking on Memory-Constrained Devices
    Saarinen, Markku-Juhani O.
    Rossi, Melissa
    SELECTED AREAS IN CRYPTOGRAPHY - SAC 2023, 2024, 14201 : 65 - 81
  • [8] Improved High-Order Masked Generation of Masking Vector and Rejection Sampling in Dilithium
    Coron, Jean-Sébastien
    Gérard, François
    Lepoint, Tancrède
    Trannoy, Matthias
    Zeitoun, Rina
    IACR Transactions on Cryptographic Hardware and Embedded Systems, 2024, 2024 (04): : 335 - 354
  • [9] Secret Can Be Public: Low-Memory AEAD Mode for High-Order Masking
    Naito, Yusuke
    Sasaki, Yu
    Sugawara, Takeshi
    ADVANCES IN CRYPTOLOGY - CRYPTO 2022, PT III, 2022, 13509 : 315 - 345
  • [10] HIGH-ORDER REFERENCE SYMBOLS AND HIGH-ORDER LINEAR CONNECTIONS
    CHENG, YP
    COMPTES RENDUS HEBDOMADAIRES DES SEANCES DE L ACADEMIE DES SCIENCES SERIE A, 1970, 270 (15): : 957 - &