Design and simulation for forward biased safe operating area of vertical insulated gate bipolar transistors with carrier lifetimes and temperatures

被引:0
|
作者
Jeong H. [1 ]
Kim T. [1 ]
Ha M.-W. [1 ]
机构
[1] Dept. of Electrical Engineering, Myongji University
关键词
Carrier lifetime; IGBT; Latch-up; Safe operating area; Temperature;
D O I
10.5370/KIEE.2020.69.3.450
中图分类号
学科分类号
摘要
The forward biased safe operating area of insulated gate bipolar transistors (IGBTs) is important for stable and reliable operations. A parasitic thyristor latch-up has limited the on-state operation of the devices. In this manuscript we reported the forward biased safe operating area of the vertical punch through IGBTs with various N buffer layers, carrier lifetimes, and temperatures. Increasing the thickness and doping concentration of the N buffer layer decreased the forward current and improved the forward biased safe operating area. The low forward current suppressed a parasitic thyristor latch-up. Reducing the carrier lifetime increased the forward bias safe operating area due to the enhanced recombination in the N buffer layer. At the high temperature, two conflicting mechanisms of the forward bias safe operating area were found. As the temperature rised, the forward bias safe operating area increased due to the channel scattering and forward current reduction. The forward biased safe operating area rather decreased at the high temperature because the parasitic thyristor easily triggered at the low collector voltage. Copyright © The Korean Institute of Electrical Engineers.
引用
收藏
页码:450 / 453
页数:3
相关论文
共 7 条
  • [1] Improvement of the safe operating area for p-channel insulated-gate bipolar transistors (IGBTs)
    Ueno, Katsunori
    Hoshi, Yasuyuki
    Iwamuro, Noriyuki
    Kumagai, Naoki
    Hashimoto, Osamu
    Japanese Journal of Applied Physics, Part 1: Regular Papers and Short Notes and Review Papers, 1991, 30 (6 A): : 966 - 969
  • [2] IMPROVEMENT OF THE SAFE OPERATING AREA FOR P-CHANNEL INSULATED-GATE BIPOLAR-TRANSISTORS (IGBTS)
    UENO, K
    HOSHI, Y
    IWAMURO, N
    KUMAGAI, N
    HASHIMOTO, O
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 2-LETTERS, 1991, 30 (6A): : L966 - L969
  • [3] Device simulation and design optimization for diamond based insulated-gate bipolar transistors
    Ye, Haitao
    Tumilty, Niall
    Garner, David
    Jackman, Richard B.
    DIAMOND ELECTRONICS - FUNDAMENTALS TO APPLICATIONS, 2007, 956 : 275 - +
  • [4] Robust reverse bias safe operating area and improved electrical performance in 3300 V non-proportionally scaled insulated gate bipolar transistors
    Zhou, Xiang
    Fukui, Munetoshi
    Takeuchi, Kiyoshi
    Saraya, Takuya
    Saito, Wataru
    Hiramoto, Toshiro
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2024, 63 (02)
  • [5] Small-sized silicon-on-insulator lateral insulated gate bipolar transistor for larger forward bias safe operating area and lower turnoff energy
    Fu, Qiang
    Zhang, Bo
    Luo, Xiaorong
    Wang, Zhigang
    Li, Zhaoji
    MICRO & NANO LETTERS, 2013, 8 (07): : 386 - 389
  • [6] The MOS-gated floating base thyristor: A new dual gate thyristor with improved forward biased safe operating area
    Kurlagunda, R
    Baliga, BJ
    ISPSD '96 - 8TH INTERNATIONAL SYMPOSIUM ON POWER SEMICONDUCTOR DEVICES AND ICS, PROCEEDINGS, 1996, : 165 - 168
  • [7] Double gate MOS-thyristor devices with and without forward bias safe operating area capability:: the insulated base MOS-controlled thyristor and the dual MOS-gated thyristor
    Flores, D
    Godignon, P
    Jordà, X
    Vellvehi, M
    Fernández, J
    Millán, J
    MICROELECTRONICS JOURNAL, 1999, 30 (06) : 591 - 597