S-Bridge: CPU Load Balancing Agent for Performance Asymmetric Multicore Processors

被引：0
|
作者：
Zhao S. [1 ,2 ]
Hao C.-L. [1 ]
Zhai J. [1 ]
Li M.-S. [1 ]
机构：
[1] Institute of Software Chinese Academy of Science, Beijing
[2] Graduate University of Chinese Academy of Science, Beijing
来源：
Hao, Chun-Liang (chunliang@iscas.ac.cn) | 1600年 / Chinese Academy of Sciences卷 / 31期
基金：
中国国家自然科学基金;
关键词：
Heterogeneous multi-core; Heterogeneous scheduling; Load balancing; Single-ISA heterogeneous multi-core;
D O I：
10.13328/j.cnki.jos.005815
中图分类号：
C93 [管理学];
学科分类号：
12 ; 1201 ; 1202 ; 120202 ;
摘要：
In recent years, heterogeneous multi-core processors have gradually become the mainstream in the mobile computing environment. Compared with the traditional processor design, they can meet the computing needs of devices at a lower power cost. Microarchitecture differences between the CPU cores also pose new challenges for some basic methods in the operating systems. In this study, in order to resolve the load balancing problem of heterogeneous scheduling, a new load balancing mechanism called S-Bridge is proposed, which reduces the influence of the processor microarchitecture and the task requirement diversity. The main contribution of S-Bridge is to provide a universal, heterogeneity-aware load balancing interface, so that any scheduler can easily adapt to the heterogeneous multi-core processor systems. The experiments based on CFS and HMP on the X86 and ARM platforms show that S-Bridge can be implemented on different platforms with different kernel versions. The average performance increases by more than 15%, and in some best cases 65% is achieved. © Copyright 2020, Institute of Software, the Chinese Academy of Sciences. All rights reserved.
引用
收藏
页码：2965 / 2979
页数：14
相关论文
共 37 条
  • [1] Mittal S., A survey of techniques for architecting and managing asymmetric multicore processors, ACM Computing Surveys, 48, 3, pp. 1-38, (2016)
  • [2] Kumar R, Farkas KI, Jouppi NP, Et al., Single-ISA heterogeneous multi-core architectures: The potential for processor power reduction, Proc. of the 36th Annual IEEE/ACM Int'l Symp. on Microarchitecture, pp. 81-92, (2003)
  • [3] Kumar R, Tullsen DM, Ranganathan P, Et al., Single-ISA heterogeneous multi-core architectures for multithreaded workload performance, Proc. of the ACM SIGARCH Computer Architecture News, 64, (2004)
  • [4] Greenhalgh P., Big.LITTLE processing with ARM CortexTM-A15 & Cortex-A7, Proc. of the ARM, pp. 1-8, (2011)
  • [5] Shiu E, Prakash S., System challenges and hardware requirements for future consumer devices: From wearable to ChromeBooks and devices in-between, Proc. of the IEEE 2015 Symp. on VISI Technology, pp. 1-5, (2015)
  • [6] Lu F, Cui HM, Huo W, Et al., Survey of scheduling policies for co-run degradation, Journal of Computer Research and Development, 51, 1, pp. 17-30, (2014)
  • [7] Koufaty D, Reddy D, Hahn S., Bias scheduling in heterogeneous multi-core architectures, Proc. of the 5th European Conf. on Computer Systems, pp. 125-138, (2010)
  • [8] Srinivasan S, Kurella N, Koren I, Et al., Exploring heterogeneity within a core for improved power efficiency, IEEE Trans. on Parallel and Distributed Systems, 27, 4, pp. 1057-1069, (2016)
  • [9] McKenny P., A big.LITTLE scheduler update, (2012)
  • [10] Tseng PH, Hsiu PC, Pan CC, Et al., User-Centric energy-efficient scheduling on multi-core mobile devices, Proc. of the 51st Annual Design Automation Conf. (DAC 2014), pp. 1-6, (2014)
1234