共 50 条
- [1] PATH: Evaluation of Boolean Logic using Path-based In-Memory Computing PROCEEDINGS OF THE 59TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, DAC 2022, 2022, : 1129 - 1134
- [3] Area-Efficient and Variation-Tolerant In-Memory BNN Computing using 6T SRAM Array 2019 SYMPOSIUM ON VLSI CIRCUITS, 2019, : C118 - C119
- [9] HSC: A Hybrid Spin/CMOS Logic based In-memory Engine with Area-Efficient Mapping Strategy 2021 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2021,
- [10] Path-based Processing using In-Memory Systolic Arrays for Accelerating Data-Intensive Applications 2023 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, ICCAD, 2023,