Towards Area-Efficient Path-Based In-Memory Computing using Graph Isomorphisms

被引:0
|
作者
Thijssen, Sven [1 ]
Rashed, Muhammad Rashedul Haq [2 ]
Zheng, Hao [1 ]
Jha, Sumit Kumar [3 ]
Ewetz, Rickard [2 ]
机构
[1] Univ Cent Florida, Dept Comp Sci, Orlando, FL 32816 USA
[2] Univ Cent Florida, Dept Elect & Comp Engn, Orlando, FL USA
[3] Florida Int Univ, Dept Comp Sci, Miami, FL USA
关键词
D O I
10.1109/ASP-DAC58780.2024.10473850
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
In-memory computing has attracted significant attention due to its potential to alleviate the issues caused by the von Neumann bottleneck. Path-based computing is a recently proposed in-memory computing paradigm for evaluating Boolean functions using nanoscale crossbars. Unlike state-of-the-art paradigms that use expensive WRITE operations to execute functions, path-based computing only relies on READ operations, which translates into benefits of low power consumption and low computational delay. Unfortunately, path-based computing comes with the penalty of substantial area overhead. In this paper, we introduce the ISO framework, a hardware-software solution for minimizing the area overhead of path-based computing systems. The framework is based on mapping computation to in-memory kernels using an intermediate k-LUT representation. The k-LUTs facilitate reusing hardware resources that realize the same computational structures. The reuse is performed by detecting identical subfunctions using isomorphic graphs. We also present a set of program instruction and scheduling algorithms to facilitate the hardware reuse. We have evaluated our proposed ISO framework on the 10 ISCAS85 benchmarks. Our experimental evaluation indicates that our proposed architecture improves energy consumption, latency, and area by 1.30x, 76.59x, and 2.79x on the average compared with previous state-of-the-art methods for path-based computing.
引用
收藏
页码:812 / 817
页数:6
相关论文
共 50 条
  • [1] PATH: Evaluation of Boolean Logic using Path-based In-Memory Computing
    Thijssen, Sven
    Jha, Sumit Kumar
    Ewetz, Rickard
    PROCEEDINGS OF THE 59TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, DAC 2022, 2022, : 1129 - 1134
  • [2] PATH: Evaluation of Boolean Logic Using Path-Based In-Memory Computing Systems
    Thijssen, Sven
    Rashed, Muhammad Rashedul Haq
    Jha, Sumit Kumar
    Ewetz, Rickard
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2024, 43 (05) : 1387 - 1400
  • [3] Area-Efficient and Variation-Tolerant In-Memory BNN Computing using 6T SRAM Array
    Kim, Jinseok
    Koo, Jongeun
    Kim, Taesu
    Kim, Yulhwa
    Kim, Hyungjun
    Yoo, Seunghyun
    Kim, Jae-Joon
    2019 SYMPOSIUM ON VLSI CIRCUITS, 2019, : C118 - C119
  • [4] A RISC-V Processor with Area-Efficient Memristor-Based In-Memory Computing for Hash Algorithm in Blockchain Applications
    Xue, Xiaoyong
    Wang, Chenzedai
    Liu, Wenjun
    Lv, Hangbing
    Wang, Mingyu
    Zeng, Xiaoyang
    MICROMACHINES, 2019, 10 (08)
  • [5] DIMCA: An Area-Efficient Digital In-Memory Computing Macro Featuring Approximate Arithmetic Hardware in 28 nm
    Lin, Chuan-Tung
    Wang, Dewei
    Zhang, Bo
    Chen, Gregory K.
    Knag, Phil C.
    Krishnamurthy, Ram Kumar
    Seok, Mingoo
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2024, 59 (03) : 960 - 971
  • [6] An Area-Efficient In-Memory Implementation Method of Arbitrary Boolean Function Based on SRAM Array
    Zhang, Sunrui
    Cui, Xiaole
    Wei, Feng
    Cui, Xiaoxin
    IEEE TRANSACTIONS ON COMPUTERS, 2023, 72 (12) : 3416 - 3430
  • [7] Efficient Pipelined Execution of CNNs Based on In-Memory Computing and Graph Homomorphism Verification
    Dazzi, Martino
    Sebastian, Abu
    Parnell, Thomas
    Francese, Pier Andrea
    Benini, Luca
    Eleftheriou, Evangelos
    IEEE TRANSACTIONS ON COMPUTERS, 2021, 70 (06) : 922 - 935
  • [8] Design of an Area-Efficient Computing in Memory Platform Based on STT-MRAM
    Wang, Chao
    Wang, Zhaohao
    Wang, Gefei
    Zhang, Youguang
    Zhao, Weisheng
    IEEE TRANSACTIONS ON MAGNETICS, 2021, 57 (02)
  • [9] HSC: A Hybrid Spin/CMOS Logic based In-memory Engine with Area-Efficient Mapping Strategy
    Huang, Yan
    Deng, Erya
    Bai, Jinyu
    Yang, Qing
    Kang, Wang
    Pan, Biao
    2021 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2021,
  • [10] Path-based Processing using In-Memory Systolic Arrays for Accelerating Data-Intensive Applications
    Rashed, Muhammad Rashedul Haq
    Thijssen, Sven
    Jha, Sumit Kumar
    Zheng, Hao
    Ewetz, Rickard
    2023 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, ICCAD, 2023,