Power Oriented Optimization for the Defect-Tolerant Mapping of CMOL Circuits

被引：0
|
作者：
Xie S. [1 ]
Xia Y. [1 ]
Zha X. [1 ]
机构：
[1] School of Information Science and Engineering, Ningbo University, Ningbo
来源：
Jisuanji Fuzhu Sheji Yu Tuxingxue Xuebao/Journal of Computer-Aided Design and Computer Graphics | 2021年 / 33卷 / 04期
关键词：
CMOS/nanowire/molecular hybrid (CMOL) circuits; Defect-tolerant mapping; Genetic algorithm; Power consumption;
D O I：
10.3724/SP.J.1089.2021.18525
中图分类号：
学科分类号：
摘要：
Aiming at the power consumption increase problem from the defects of CMOS/nanowire/ molecular hybrid (CMOL) circuits, a defect-tolerant mapping method based on cell limitation is proposed. First, the power con-sumption model of defect pairs is established and the effect of different mapping patterns of the defect pairs on power consumption is analyzed. Then, the use of power hungry cells is restricted and the power consumption constraint is set to reduce the power consumption overhead caused by the high cost mapping patterns. Finally, the modified genetic algorithm is chosen to implement the defect-tolerant mapping of CMOL circuits. The ISCAS benchmarks are tested for verification. The experimental results demonstrated that the proposed method effectively reduces the power consumption and area of CMOL circuits on the basis of successful defect-tolerance, with better optimization of solution speed. © 2021, Beijing China Science Journal Publishing Co. Ltd. All right reserved.
引用
收藏
页码：616 / 623
页数：7
相关论文
共 28 条
  • [1] Likharev K K, Strukov D B., CMOL: devices, circuits, and ar chitectures, Lecture Notes in Physics, 680, pp. 447-477, (2005)
  • [2] Likharev K K., CMOL: second life for silicon?, Microelec tronics Journal, 39, 2, pp. 177-183, (2008)
  • [3] Turel O, Lee J H, Ma X L, Et al., Architectures for nanoelec tronic implementation of artificial neural networks: new re sults, Neurocomputing, 64, pp. 271-283, (2005)
  • [4] Abid Z, Liu M, Wang W., 3D integration of CMOL structures for FPGA applications, IEEE Transactions on Computers, 60, 4, pp. 463-471, (2011)
  • [5] Payvand M, Theogarajan L., Exploiting local connectivity of CMOL architecture for highly parallel orientation selective neuromorphic chips, Proceedings of the IEEE/ACM International Symposium on Nanoscale Architectures, pp. 187-192, (2015)
  • [6] Mane P, Talati N, Riswadkar A, Et al., Implementation of NOR logic based on material implication on CMOL FPGA architec-ture, Proceedings of the 28th International Conference on VLSI Design, pp. 523-528, (2015)
  • [7] Lu W, Lieber C M., Nanoelectronics from the bottom up, Nature Materials, 6, 11, pp. 841-850, (2007)
  • [8] Tunali O, Altun M., A fast logic mapping algorithm for multiple-type-defect tolerance in reconfigurable nano-crossbar arrays, IEEE Transactions on Emerging Topics in Computing, 7, 4, pp. 518-529, (2019)
  • [9] Yan H, Choe H S, Nam S W, Et al., Programmable nanowire circuits for nanoprocessors, Nature, 470, 7333, pp. 240-244, (2011)
  • [10] Sait S M, Oughali F C, Arafeh A M., Engineering a memetic algorithm from discrete cuckoo search and Tabu search for cell assignment of hybrid nanoscale CMOL circuits, Journal of Circuits, Systems and Computers, 25, 4, (2016)
123