Modeling of Charge-to-Breakdown with an Electron Trapping Model for Analysis of Thermal Gate Oxide Failure Mechanism in SiC Power MOSFETs

被引:4
|
作者
Qian, Jiashu [1 ]
Shi, Limeng [1 ]
Jin, Michael [1 ]
Bhattacharya, Monikuntala [1 ]
Shimbori, Atsushi [2 ]
Yu, Hengyu [1 ]
Houshmand, Shiva [1 ]
White, Marvin H. [1 ]
Agarwal, Anant K. [1 ]
机构
[1] Ohio State Univ, Dept Elect & Comp Engn, Columbus, OH 43210 USA
[2] Ford Motor Co, Dearborn, MI 48126 USA
关键词
thermal gate oxide; SiC; MOSFET; charge-driven breakdown; Q(BD); CCS; CVS; PVS; electron trapping model; DEPENDENT DIELECTRIC-BREAKDOWN;
D O I
10.3390/ma17071455
中图分类号
O64 [物理化学(理论化学)、化学物理学];
学科分类号
070304 ; 081704 ;
摘要
The failure mechanism of thermal gate oxide in silicon carbide (SiC) power metal oxide semiconductor field effect transistors (MOSFETs), whether it is field-driven breakdown or charge-driven breakdown, has always been a controversial topic. Previous studies have demonstrated that the failure time of thermally grown silicon dioxide (SiO2) on SiC stressed with a constant voltage is indicated as charge driven rather than field driven through the observation of Weibull Slope beta. Considering the importance of the accurate failure mechanism for the thermal gate oxide lifetime prediction model of time-dependent dielectric breakdown (TDDB), charge-driven breakdown needs to be further fundamentally justified. In this work, the charge-to-breakdown (QBD) of the thermal gate oxide in a type of commercial planar SiC power MOSFETs, under the constant current stress (CCS), constant voltage stress (CVS), and pulsed voltage stress (PVS) are extracted, respectively. A mathematical electron trapping model in thermal SiO2 grown on single crystal silicon (Si) under CCS, which was proposed by M. Liang et al., is proven to work equally well with thermal SiO2 grown on SiC and used to deduce the QBD model of the device under test (DUT). Compared with the QBD obtained under the three stress conditions, the charge-driven breakdown mechanism is validated in the thermal gate oxide of SiC power MOSFETs.
引用
收藏
页数:15
相关论文
共 14 条
  • [1] A Charge-to-Breakdown (QBD) Approach to SiC Gate Oxide Lifetime Extraction and Modeling
    Moens, P.
    Franchi, J.
    Lettens, J.
    De Schepper, L.
    Domeij, M.
    Allerstam, F.
    PROCEEDINGS OF THE 2020 32ND INTERNATIONAL SYMPOSIUM ON POWER SEMICONDUCTOR DEVICES AND ICS (ISPSD 2020), 2020, : 78 - 81
  • [2] Modeling Early Breakdown Failures of Gate Oxide in SiC Power MOSFETs
    Chbili, Zakariae
    Matsuda, Asahiko
    Chbili, Jaafar
    Ryan, Jason T.
    Campbell, Jason P.
    Lahbabi, Mhamed
    Ioannou, Dimitris E.
    Cheung, Kin P.
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2016, 63 (09) : 3605 - 3613
  • [3] GATE OXIDE CHARGE-TO-BREAKDOWN CORRELATION TO MOSFET HOT-ELECTRON DEGRADATION
    DAVIS, M
    LAHRI, R
    IEEE ELECTRON DEVICE LETTERS, 1988, 9 (04) : 183 - 185
  • [4] Comparison of Gate Oxide Lifetime Predictions with Charge-to-Breakdown Approach and Constant-Voltage TDDB on SiC Power MOSFET
    Zhu, Shengnan
    Liu, Tianshi
    Shi, Limeng
    Jin, Michael
    Maddi, Hema Lata Rao
    White, Marvin H.
    Agarwal, Anant K.
    2021 IEEE 8TH WORKSHOP ON WIDE BANDGAP POWER DEVICES AND APPLICATIONS (WIPDA), 2021, : 1 - 4
  • [5] Charge Trapping in SiC MOSFETs under Constant Gate Current Stress: Analysis Based on Charge Pumping Measurements
    Marcuzzi, A.
    Avramenko, M.
    De Santi, C.
    Moens, P.
    Geenen, F.
    Meneghesso, G.
    Zanoni, E.
    Meneghini, M.
    2024 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM, IRPS 2024, 2024,
  • [6] Analysis of Gate Oxide Degradation Induced by Heavy Ion in SiC Power MOSFETs
    Qiu, Leshan
    Bai, Yun
    Ding, Jieqin
    Hao, Jilong
    Tang, Yidan
    Yang, Chengyue
    Tian, Xiaoli
    Li, Chengzhan
    Liu, Xinyu
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2024, 71 (04) : 2524 - 2529
  • [7] ICM - An analytical inversion charge model for accurate modeling of thin gate oxide MOSFETs
    Cheng, YH
    Chen, K
    Imai, K
    Hu, CM
    SISPAD '97 - 1997 INTERNATIONAL CONFERENCE ON SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES, 1997, : 109 - 112
  • [8] Modeling and Analysis of Monitoring Gate-Oxide Degradation of SiC Power MOSFETs in Circuit by the Fingerprints of Voltage Switching Transient
    Chen, Y. Q.
    Hou, B.
    Lin, Y. H.
    IEEE TRANSACTIONS ON POWER ELECTRONICS, 2024, 39 (12) : 16651 - 16658
  • [9] Analysis of charge trapping and breakdown mechanism in high-k dielectrics with metal gate electrode using carrier separation
    Loh, WY
    Cho, BJ
    Joo, MS
    Li, MF
    Chan, DS
    Mathew, S
    Kwong, DL
    2003 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, TECHNICAL DIGEST, 2003, : 927 - 930
  • [10] Gate Leakage Current Analysis using Bayesian Deconvolution for Accurate Electron/Hole Trapping Characterizations in 4H-SiC MOSFETs
    Singh, Shivendra Kumar
    Wu, Tian-Li
    Chauhan, Yogesh Singh
    8TH IEEE ELECTRON DEVICES TECHNOLOGY & MANUFACTURING CONFERENCE, EDTM 2024, 2024, : 109 - 111